URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_22/] - Rev 127

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
127	WriteRxDataToMemory signal changed so end of frame (when last word is written to fifo) is changed.	mohor	8008d 20h	/ethmac/tags/rel_22/
126	InvalidSymbol generation changed.	mohor	8008d 20h	/ethmac/tags/rel_22/
125	RxAbort changed. Packets received with MRxErr (from PHY) are also aborted.	mohor	8008d 20h	/ethmac/tags/rel_22/
124	Define ETH_MIIMODER_RST corrected to 0x00000400.	mohor	8008d 21h	/ethmac/tags/rel_22/
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	8010d 22h	/ethmac/tags/rel_22/
121	gsr added for use when ETH_XILINX_RAMB4 define is set.	mohor	8010d 22h	/ethmac/tags/rel_22/
120	Unused files removed.	mohor	8010d 23h	/ethmac/tags/rel_22/
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	8010d 23h	/ethmac/tags/rel_22/
118	ShiftEnded synchronization changed.	mohor	8014d 14h	/ethmac/tags/rel_22/
117	Clock mrx_clk set to 2.5 MHz.	mohor	8015d 01h	/ethmac/tags/rel_22/
116	Testing environment also includes traffic cop, memory interface and host interface.	mohor	8015d 01h	/ethmac/tags/rel_22/
115	RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset.	mohor	8015d 22h	/ethmac/tags/rel_22/
114	EXTERNAL_DMA removed. External DMA not supported.	mohor	8016d 20h	/ethmac/tags/rel_22/
113	RxPointer bug fixed.	mohor	8023d 12h	/ethmac/tags/rel_22/
112	Previous bug wasn't succesfully removed. Now fixed.	mohor	8024d 01h	/ethmac/tags/rel_22/
111	Master state machine had a bug when switching from master write to master read.	mohor	8024d 15h	/ethmac/tags/rel_22/
110	m_wb_cyc_o signal released after every single transfer.	mohor	8024d 18h	/ethmac/tags/rel_22/
109	Comment removed.	mohor	8024d 18h	/ethmac/tags/rel_22/
108	Testbench supports unaligned accesses.	mohor	8092d 04h	/ethmac/tags/rel_22/
107	TX_BUF_BASE changed.	mohor	8092d 04h	/ethmac/tags/rel_22/
106	Outputs registered. Reset changed for eth_wishbone module.	mohor	8092d 04h	/ethmac/tags/rel_22/
105	Compiler directives added. Tx and Rx fifo size incremented. A "late collision" bug fixed.	mohor	8101d 06h	/ethmac/tags/rel_22/
104	FCS should not be included in NibbleMinFl.	mohor	8103d 00h	/ethmac/tags/rel_22/
103	Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is selected in eth_defines.v	mohor	8103d 00h	/ethmac/tags/rel_22/
102	Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled or not.	mohor	8103d 01h	/ethmac/tags/rel_22/
101	Short frame and ReceivedLengthOK were not detected correctly.	mohor	8103d 01h	/ethmac/tags/rel_22/
100	Generic ram or Xilinx ram can be used in fifo (selectable by setting ETH_FIFO_XILINX in eth_defines.v).	mohor	8103d 01h	/ethmac/tags/rel_22/
99	Document revised.	mohor	8110d 00h	/ethmac/tags/rel_22/
98	Document revised.	mohor	8110d 00h	/ethmac/tags/rel_22/
97	Small typo fixed.	lampret	8126d 22h	/ethmac/tags/rel_22/

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_22/] - Rev 127

Filtering Options