OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] - Rev 125

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.		 mohor 8037d 23h /ethmac/tags/rel_24/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 8038d 00h /ethmac/tags/rel_24/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 8040d 01h /ethmac/tags/rel_24/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 8040d 01h /ethmac/tags/rel_24/
120 Unused files removed. mohor 8040d 02h /ethmac/tags/rel_24/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 8040d 02h /ethmac/tags/rel_24/
118 ShiftEnded synchronization changed. mohor 8043d 17h /ethmac/tags/rel_24/
117 Clock mrx_clk set to 2.5 MHz. mohor 8044d 03h /ethmac/tags/rel_24/
116 Testing environment also includes traffic cop, memory interface and host
interface.		 mohor 8044d 03h /ethmac/tags/rel_24/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8045d 01h /ethmac/tags/rel_24/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8045d 22h /ethmac/tags/rel_24/
113 RxPointer bug fixed. mohor 8052d 14h /ethmac/tags/rel_24/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8053d 04h /ethmac/tags/rel_24/
111 Master state machine had a bug when switching from master write to
master read.		 mohor 8053d 17h /ethmac/tags/rel_24/
110 m_wb_cyc_o signal released after every single transfer. mohor 8053d 21h /ethmac/tags/rel_24/
109 Comment removed. mohor 8053d 21h /ethmac/tags/rel_24/
108 Testbench supports unaligned accesses. mohor 8121d 07h /ethmac/tags/rel_24/
107 TX_BUF_BASE changed. mohor 8121d 07h /ethmac/tags/rel_24/
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8121d 07h /ethmac/tags/rel_24/
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.		 mohor 8130d 08h /ethmac/tags/rel_24/
104 FCS should not be included in NibbleMinFl. mohor 8132d 02h /ethmac/tags/rel_24/
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v		 mohor 8132d 03h /ethmac/tags/rel_24/
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.		 mohor 8132d 03h /ethmac/tags/rel_24/
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8132d 03h /ethmac/tags/rel_24/
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).		 mohor 8132d 03h /ethmac/tags/rel_24/
99 Document revised. mohor 8139d 02h /ethmac/tags/rel_24/
98 Document revised. mohor 8139d 03h /ethmac/tags/rel_24/
97 Small typo fixed. lampret 8156d 01h /ethmac/tags/rel_24/
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8160d 01h /ethmac/tags/rel_24/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8160d 04h /ethmac/tags/rel_24/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.