URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] - Rev 43

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
43	Tx status is written back to the BD.	mohor	8255d 02h	/ethmac/tags/rel_24/
42	Rx status is written back to the BD.	mohor	8257d 18h	/ethmac/tags/rel_24/
41	non-DMA host interface added. Select the right configutation in eth_defines.	mohor	8259d 21h	/ethmac/tags/rel_24/
40	Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200 MHz. Statuses, overrun, control frame transmission and reception still need to be fixed.	mohor	8260d 18h	/ethmac/tags/rel_24/
39	Tx part finished. TxStatus needs to be fixed. Pause request needs to be added.	mohor	8264d 22h	/ethmac/tags/rel_24/
38	Initial version. Equals to eth_wishbonedma.v at this moment.	mohor	8274d 00h	/ethmac/tags/rel_24/
37	Link in the header changed.	mohor	8274d 00h	/ethmac/tags/rel_24/
36	TX_BD_NUM register added instead of the RB_BD_ADDR.	mohor	8319d 22h	/ethmac/tags/rel_24/
35	RX_BD_NUM changed to TX_BD_NUM. Few typos corrected.	mohor	8322d 20h	/ethmac/tags/rel_24/
34	RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors instead of the number of RX descriptors).	mohor	8322d 20h	/ethmac/tags/rel_24/
33	ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead.	mohor	8323d 00h	/ethmac/tags/rel_24/
32	ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead.	mohor	8323d 00h	/ethmac/tags/rel_24/
31	RX_BD_NUM register added instead of the RB_BD_ADDR.	mohor	8323d 01h	/ethmac/tags/rel_24/
30	BD section updated.	mohor	8324d 22h	/ethmac/tags/rel_24/
29	Generic memory model is used. Defines are changed for the same reason.	mohor	8344d 20h	/ethmac/tags/rel_24/
28	New release. Name changed to lower case.	mohor	8347d 12h	/ethmac/tags/rel_24/
27	File names changed to lower case.	mohor	8347d 12h	/ethmac/tags/rel_24/
26	First release of product brief.	mohor	8347d 12h	/ethmac/tags/rel_24/
25	First release of product brief.	mohor	8347d 12h	/ethmac/tags/rel_24/
24	Log file added.	mohor	8369d 23h	/ethmac/tags/rel_24/
23	Number of addresses (wb_adr_i) minimized.	mohor	8369d 23h	/ethmac/tags/rel_24/
22	eth_timescale.v changed to timescale.v This is done because of the simulation of the few cores in a one joined project.	mohor	8370d 02h	/ethmac/tags/rel_24/
21	Status signals changed, Adress decoding changed, interrupt controller added.	mohor	8370d 23h	/ethmac/tags/rel_24/
20	Defines changed (All precede with ETH_). Small changes because some tools generate warnings when two operands are together. Synchronization between two clocks domains in eth_wishbonedma.v is changed (due to ASIC demands).	mohor	8394d 20h	/ethmac/tags/rel_24/
19	Defines changed (All precede with ETH_). Small changes because some tools generate warnings when two operands are together. Synchronization between two clocks domains in eth_wishbonedma.v is changed (due to ASIC demands).	mohor	8394d 20h	/ethmac/tags/rel_24/
18	Few little NCSIM warnings fixed.	mohor	8407d 21h	/ethmac/tags/rel_24/
17	Signal names changed on the top level for easier pad insertion (ASIC).	mohor	8434d 21h	/ethmac/tags/rel_24/
16	"else" was missing within the always block in file eth_wishbonedma.v.	mohor	8442d 02h	/ethmac/tags/rel_24/
15	A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex). Include files fixed to contain no path. File names and module names changed ta have a eth_ prologue in the name. File eth_timescale.v is used to define timescale All pin names on the top module are changed to contain _I, _O or _OE at the end. Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O and Mdo_OE. The bidirectional signal must be created on the top level. This is done due to the ASIC tools.	mohor	8443d 20h	/ethmac/tags/rel_24/
14	Unconnected signals are now connected.	mohor	8448d 01h	/ethmac/tags/rel_24/

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] - Rev 43

Filtering Options