OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] - Rev 93

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8136d 03h /ethmac/tags/rel_24/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8137d 06h /ethmac/tags/rel_24/
91 Comments in Slovene language removed. mohor 8137d 06h /ethmac/tags/rel_24/
90 casex changed with case, fifo reset changed. mohor 8137d 06h /ethmac/tags/rel_24/
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.		 mohor 8141d 03h /ethmac/tags/rel_24/
88 rx_fifo was not always cleared ok. Fixed. mohor 8147d 02h /ethmac/tags/rel_24/
87 Status was not latched correctly sometimes. Fixed. mohor 8147d 05h /ethmac/tags/rel_24/
86 Big Endian problem when sending frames fixed. mohor 8148d 12h /ethmac/tags/rel_24/
85 Log info was missing. mohor 8153d 21h /ethmac/tags/rel_24/
84 LinkFail signal was not latching appropriate bit. mohor 8153d 21h /ethmac/tags/rel_24/
83 MAC address recognition was not correct (bytes swaped). mohor 8153d 21h /ethmac/tags/rel_24/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8153d 23h /ethmac/tags/rel_24/
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8153d 23h /ethmac/tags/rel_24/
80 Small fixes for external/internal DMA missmatches. mohor 8158d 01h /ethmac/tags/rel_24/
79 RetryCntLatched was unused and removed from design mohor 8158d 02h /ethmac/tags/rel_24/
78 WB_SEL_I was unused and removed from design mohor 8158d 02h /ethmac/tags/rel_24/
77 Interrupts changed mohor 8158d 02h /ethmac/tags/rel_24/
76 Interrupts changed in the top file mohor 8158d 02h /ethmac/tags/rel_24/
75 r_Bro is used for accepting/denying frames mohor 8158d 02h /ethmac/tags/rel_24/
74 Reset values are passed to registers through parameters mohor 8158d 02h /ethmac/tags/rel_24/
73 Number of interrupts changed mohor 8158d 02h /ethmac/tags/rel_24/
72 Retry is not activated when a Tx Underrun occured mohor 8162d 06h /ethmac/tags/rel_24/
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.		 mohor 8166d 07h /ethmac/tags/rel_24/
70 Small fixes. mohor 8166d 08h /ethmac/tags/rel_24/
69 Define missmatch fixed. mohor 8167d 05h /ethmac/tags/rel_24/
68 Registered trimmed. Unused registers removed. mohor 8168d 04h /ethmac/tags/rel_24/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8168d 05h /ethmac/tags/rel_24/
66 Testbench fixed, code simplified, unused signals removed. mohor 8168d 11h /ethmac/tags/rel_24/
65 Testbench fixed, code simplified, unused signals removed. mohor 8168d 11h /ethmac/tags/rel_24/
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8169d 01h /ethmac/tags/rel_24/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.