OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26/] [rtl/] - Rev 62

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
62 RxAbort is an output. No need to have is declared as wire. mohor 8157d 03h /ethmac/tags/rel_26/rtl/
61 RxStartFrm cleared when abort or retry comes. mohor 8157d 05h /ethmac/tags/rel_26/rtl/
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8157d 05h /ethmac/tags/rel_26/rtl/
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8157d 05h /ethmac/tags/rel_26/rtl/
58 File format changed. mohor 8157d 06h /ethmac/tags/rel_26/rtl/
57 Format of the file changed a bit. mohor 8157d 06h /ethmac/tags/rel_26/rtl/
56 File format fixed a bit. mohor 8157d 06h /ethmac/tags/rel_26/rtl/
55 Changed that were lost with last update put back to the file. mohor 8157d 06h /ethmac/tags/rel_26/rtl/
54 Addition of new module eth_addrcheck.v billditt 8157d 20h /ethmac/tags/rel_26/rtl/
53 Addition of new module eth_addrcheck.v billditt 8157d 20h /ethmac/tags/rel_26/rtl/
52 Modified for Address Checking,
addition of eth_addrcheck.v		 billditt 8157d 21h /ethmac/tags/rel_26/rtl/
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8157d 22h /ethmac/tags/rel_26/rtl/
48 RxOverRun added to statuses. mohor 8160d 00h /ethmac/tags/rel_26/rtl/
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8160d 00h /ethmac/tags/rel_26/rtl/
46 HASH0 and HASH1 registers added. mohor 8160d 00h /ethmac/tags/rel_26/rtl/
43 Tx status is written back to the BD. mohor 8161d 08h /ethmac/tags/rel_26/rtl/
42 Rx status is written back to the BD. mohor 8164d 01h /ethmac/tags/rel_26/rtl/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8166d 03h /ethmac/tags/rel_26/rtl/
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8167d 00h /ethmac/tags/rel_26/rtl/
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8171d 04h /ethmac/tags/rel_26/rtl/
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8180d 06h /ethmac/tags/rel_26/rtl/
37 Link in the header changed. mohor 8180d 06h /ethmac/tags/rel_26/rtl/
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8229d 02h /ethmac/tags/rel_26/rtl/
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8229d 06h /ethmac/tags/rel_26/rtl/
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8229d 07h /ethmac/tags/rel_26/rtl/
29 Generic memory model is used. Defines are changed for the same reason. mohor 8251d 03h /ethmac/tags/rel_26/rtl/
24 Log file added. mohor 8276d 05h /ethmac/tags/rel_26/rtl/
23 Number of addresses (wb_adr_i) minimized. mohor 8276d 06h /ethmac/tags/rel_26/rtl/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8276d 08h /ethmac/tags/rel_26/rtl/
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8277d 05h /ethmac/tags/rel_26/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.