OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] - Rev 127

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 8016d 10h /ethmac/tags/rel_27/
126 InvalidSymbol generation changed. mohor 8016d 11h /ethmac/tags/rel_27/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 8016d 11h /ethmac/tags/rel_27/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 8016d 12h /ethmac/tags/rel_27/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 8018d 12h /ethmac/tags/rel_27/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 8018d 12h /ethmac/tags/rel_27/
120 Unused files removed. mohor 8018d 13h /ethmac/tags/rel_27/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 8018d 13h /ethmac/tags/rel_27/
118 ShiftEnded synchronization changed. mohor 8022d 04h /ethmac/tags/rel_27/
117 Clock mrx_clk set to 2.5 MHz. mohor 8022d 15h /ethmac/tags/rel_27/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 8022d 15h /ethmac/tags/rel_27/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8023d 13h /ethmac/tags/rel_27/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8024d 10h /ethmac/tags/rel_27/
113 RxPointer bug fixed. mohor 8031d 02h /ethmac/tags/rel_27/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8031d 16h /ethmac/tags/rel_27/
111 Master state machine had a bug when switching from master write to
master read.
mohor 8032d 05h /ethmac/tags/rel_27/
110 m_wb_cyc_o signal released after every single transfer. mohor 8032d 08h /ethmac/tags/rel_27/
109 Comment removed. mohor 8032d 09h /ethmac/tags/rel_27/
108 Testbench supports unaligned accesses. mohor 8099d 18h /ethmac/tags/rel_27/
107 TX_BUF_BASE changed. mohor 8099d 18h /ethmac/tags/rel_27/
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8099d 19h /ethmac/tags/rel_27/
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 8108d 20h /ethmac/tags/rel_27/
104 FCS should not be included in NibbleMinFl. mohor 8110d 14h /ethmac/tags/rel_27/
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8110d 15h /ethmac/tags/rel_27/
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 8110d 15h /ethmac/tags/rel_27/
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8110d 15h /ethmac/tags/rel_27/
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 8110d 15h /ethmac/tags/rel_27/
99 Document revised. mohor 8117d 14h /ethmac/tags/rel_27/
98 Document revised. mohor 8117d 14h /ethmac/tags/rel_27/
97 Small typo fixed. lampret 8134d 13h /ethmac/tags/rel_27/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.