OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_6/] - Rev 93

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8132d 13h /ethmac/tags/rel_6/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8133d 15h /ethmac/tags/rel_6/
91 Comments in Slovene language removed. mohor 8133d 15h /ethmac/tags/rel_6/
90 casex changed with case, fifo reset changed. mohor 8133d 15h /ethmac/tags/rel_6/
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 8137d 13h /ethmac/tags/rel_6/
88 rx_fifo was not always cleared ok. Fixed. mohor 8143d 12h /ethmac/tags/rel_6/
87 Status was not latched correctly sometimes. Fixed. mohor 8143d 14h /ethmac/tags/rel_6/
86 Big Endian problem when sending frames fixed. mohor 8144d 21h /ethmac/tags/rel_6/
85 Log info was missing. mohor 8150d 07h /ethmac/tags/rel_6/
84 LinkFail signal was not latching appropriate bit. mohor 8150d 07h /ethmac/tags/rel_6/
83 MAC address recognition was not correct (bytes swaped). mohor 8150d 07h /ethmac/tags/rel_6/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8150d 09h /ethmac/tags/rel_6/
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8150d 09h /ethmac/tags/rel_6/
80 Small fixes for external/internal DMA missmatches. mohor 8154d 11h /ethmac/tags/rel_6/
79 RetryCntLatched was unused and removed from design mohor 8154d 12h /ethmac/tags/rel_6/
78 WB_SEL_I was unused and removed from design mohor 8154d 12h /ethmac/tags/rel_6/
77 Interrupts changed mohor 8154d 12h /ethmac/tags/rel_6/
76 Interrupts changed in the top file mohor 8154d 12h /ethmac/tags/rel_6/
75 r_Bro is used for accepting/denying frames mohor 8154d 12h /ethmac/tags/rel_6/
74 Reset values are passed to registers through parameters mohor 8154d 12h /ethmac/tags/rel_6/
73 Number of interrupts changed mohor 8154d 12h /ethmac/tags/rel_6/
72 Retry is not activated when a Tx Underrun occured mohor 8158d 15h /ethmac/tags/rel_6/
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 8162d 16h /ethmac/tags/rel_6/
70 Small fixes. mohor 8162d 17h /ethmac/tags/rel_6/
69 Define missmatch fixed. mohor 8163d 15h /ethmac/tags/rel_6/
68 Registered trimmed. Unused registers removed. mohor 8164d 14h /ethmac/tags/rel_6/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8164d 15h /ethmac/tags/rel_6/
66 Testbench fixed, code simplified, unused signals removed. mohor 8164d 21h /ethmac/tags/rel_6/
65 Testbench fixed, code simplified, unused signals removed. mohor 8164d 21h /ethmac/tags/rel_6/
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8165d 11h /ethmac/tags/rel_6/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.