URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_7/] - Rev 125

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
125	RxAbort changed. Packets received with MRxErr (from PHY) are also aborted.	mohor	7986d 02h	/ethmac/tags/rel_7/
124	Define ETH_MIIMODER_RST corrected to 0x00000400.	mohor	7986d 03h	/ethmac/tags/rel_7/
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	7988d 03h	/ethmac/tags/rel_7/
121	gsr added for use when ETH_XILINX_RAMB4 define is set.	mohor	7988d 04h	/ethmac/tags/rel_7/
120	Unused files removed.	mohor	7988d 05h	/ethmac/tags/rel_7/
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	7988d 05h	/ethmac/tags/rel_7/
118	ShiftEnded synchronization changed.	mohor	7991d 19h	/ethmac/tags/rel_7/
117	Clock mrx_clk set to 2.5 MHz.	mohor	7992d 06h	/ethmac/tags/rel_7/
116	Testing environment also includes traffic cop, memory interface and host interface.	mohor	7992d 06h	/ethmac/tags/rel_7/
115	RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset.	mohor	7993d 04h	/ethmac/tags/rel_7/
114	EXTERNAL_DMA removed. External DMA not supported.	mohor	7994d 01h	/ethmac/tags/rel_7/
113	RxPointer bug fixed.	mohor	8000d 17h	/ethmac/tags/rel_7/
112	Previous bug wasn't succesfully removed. Now fixed.	mohor	8001d 07h	/ethmac/tags/rel_7/
111	Master state machine had a bug when switching from master write to master read.	mohor	8001d 20h	/ethmac/tags/rel_7/
110	m_wb_cyc_o signal released after every single transfer.	mohor	8001d 23h	/ethmac/tags/rel_7/
109	Comment removed.	mohor	8002d 00h	/ethmac/tags/rel_7/
108	Testbench supports unaligned accesses.	mohor	8069d 10h	/ethmac/tags/rel_7/
107	TX_BUF_BASE changed.	mohor	8069d 10h	/ethmac/tags/rel_7/
106	Outputs registered. Reset changed for eth_wishbone module.	mohor	8069d 10h	/ethmac/tags/rel_7/
105	Compiler directives added. Tx and Rx fifo size incremented. A "late collision" bug fixed.	mohor	8078d 11h	/ethmac/tags/rel_7/
104	FCS should not be included in NibbleMinFl.	mohor	8080d 05h	/ethmac/tags/rel_7/
103	Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is selected in eth_defines.v	mohor	8080d 06h	/ethmac/tags/rel_7/
102	Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled or not.	mohor	8080d 06h	/ethmac/tags/rel_7/
101	Short frame and ReceivedLengthOK were not detected correctly.	mohor	8080d 06h	/ethmac/tags/rel_7/
100	Generic ram or Xilinx ram can be used in fifo (selectable by setting ETH_FIFO_XILINX in eth_defines.v).	mohor	8080d 06h	/ethmac/tags/rel_7/
99	Document revised.	mohor	8087d 05h	/ethmac/tags/rel_7/
98	Document revised.	mohor	8087d 05h	/ethmac/tags/rel_7/
97	Small typo fixed.	lampret	8104d 04h	/ethmac/tags/rel_7/
96	Any address can be used for Tx and Rx BD pointers. Address does not need to be aligned.	mohor	8108d 04h	/ethmac/tags/rel_7/
95	md_padoen_o changed to md_padoe_o. Signal was always active high, just name was incorrect.	mohor	8108d 07h	/ethmac/tags/rel_7/

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_7/] - Rev 125

Filtering Options