OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_8/] - Rev 86

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
86 Big Endian problem when sending frames fixed. mohor 8166d 00h /ethmac/tags/rel_8/
85 Log info was missing. mohor 8171d 10h /ethmac/tags/rel_8/
84 LinkFail signal was not latching appropriate bit. mohor 8171d 10h /ethmac/tags/rel_8/
83 MAC address recognition was not correct (bytes swaped). mohor 8171d 10h /ethmac/tags/rel_8/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8171d 12h /ethmac/tags/rel_8/
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8171d 12h /ethmac/tags/rel_8/
80 Small fixes for external/internal DMA missmatches. mohor 8175d 14h /ethmac/tags/rel_8/
79 RetryCntLatched was unused and removed from design mohor 8175d 14h /ethmac/tags/rel_8/
78 WB_SEL_I was unused and removed from design mohor 8175d 15h /ethmac/tags/rel_8/
77 Interrupts changed mohor 8175d 15h /ethmac/tags/rel_8/
76 Interrupts changed in the top file mohor 8175d 15h /ethmac/tags/rel_8/
75 r_Bro is used for accepting/denying frames mohor 8175d 15h /ethmac/tags/rel_8/
74 Reset values are passed to registers through parameters mohor 8175d 15h /ethmac/tags/rel_8/
73 Number of interrupts changed mohor 8175d 15h /ethmac/tags/rel_8/
72 Retry is not activated when a Tx Underrun occured mohor 8179d 18h /ethmac/tags/rel_8/
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 8183d 19h /ethmac/tags/rel_8/
70 Small fixes. mohor 8183d 20h /ethmac/tags/rel_8/
69 Define missmatch fixed. mohor 8184d 17h /ethmac/tags/rel_8/
68 Registered trimmed. Unused registers removed. mohor 8185d 17h /ethmac/tags/rel_8/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8185d 18h /ethmac/tags/rel_8/
66 Testbench fixed, code simplified, unused signals removed. mohor 8186d 00h /ethmac/tags/rel_8/
65 Testbench fixed, code simplified, unused signals removed. mohor 8186d 00h /ethmac/tags/rel_8/
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8186d 14h /ethmac/tags/rel_8/
63 RxAbort is connected differently. mohor 8186d 17h /ethmac/tags/rel_8/
62 RxAbort is an output. No need to have is declared as wire. mohor 8186d 17h /ethmac/tags/rel_8/
61 RxStartFrm cleared when abort or retry comes. mohor 8186d 19h /ethmac/tags/rel_8/
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8186d 19h /ethmac/tags/rel_8/
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8186d 19h /ethmac/tags/rel_8/
58 File format changed. mohor 8186d 20h /ethmac/tags/rel_8/
57 Format of the file changed a bit. mohor 8186d 20h /ethmac/tags/rel_8/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.