OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] - Rev 343

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
343 Address miss should not be asserted on short frames olof 4713d 21h /ethmac/trunk/bench/verilog/
342 Added cast to avoid inequality when comparing different data types olof 4713d 22h /ethmac/trunk/bench/verilog/
338 root 5508d 00h /ethmac/trunk/bench/verilog/
335 New directory structure. root 5565d 06h /ethmac/trunk/bench/verilog/
334 Minor fixes for Icarus simulator. igorm 7013d 08h /ethmac/trunk/bench/verilog/
331 Tests for delayed CRC and defer indication added. igorm 7042d 03h /ethmac/trunk/bench/verilog/
318 Latest Ethernet IP core testbench. tadejm 7374d 00h /ethmac/trunk/bench/verilog/
315 Updated testbench. Some more testcases, some repaired. tadejm 7486d 03h /ethmac/trunk/bench/verilog/
302 mbist signals updated according to newest convention markom 7535d 08h /ethmac/trunk/bench/verilog/
299 Artisan RAMs added. mohor 7593d 03h /ethmac/trunk/bench/verilog/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7661d 04h /ethmac/trunk/bench/verilog/
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7794d 00h /ethmac/trunk/bench/verilog/
279 Underrun test fixed. Many other tests fixed. mohor 7795d 02h /ethmac/trunk/bench/verilog/
274 Backup version. Not fully working. tadejm 7802d 20h /ethmac/trunk/bench/verilog/
267 Full duplex control frames tested. mohor 7858d 23h /ethmac/trunk/bench/verilog/
266 Flow control test almost finished. mohor 7863d 22h /ethmac/trunk/bench/verilog/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7864d 13h /ethmac/trunk/bench/verilog/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7865d 02h /ethmac/trunk/bench/verilog/
254 Temp version. mohor 7866d 19h /ethmac/trunk/bench/verilog/
252 Just some updates. tadejm 7866d 22h /ethmac/trunk/bench/verilog/
243 Late collision is not reported any more. tadejm 7872d 02h /ethmac/trunk/bench/verilog/
227 Changed BIST scan signals. tadejm 7898d 23h /ethmac/trunk/bench/verilog/
223 Some code changed due to bug fixes. tadejm 7899d 02h /ethmac/trunk/bench/verilog/
216 Bist signals added. mohor 7906d 02h /ethmac/trunk/bench/verilog/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7908d 02h /ethmac/trunk/bench/verilog/
194 Full duplex tests modified and testbench bug repaired. tadej 7927d 01h /ethmac/trunk/bench/verilog/
192 Some additional reports added tadej 7928d 22h /ethmac/trunk/bench/verilog/
191 Bug repaired in eth_phy device tadej 7928d 22h /ethmac/trunk/bench/verilog/
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).		 mohor 7928d 23h /ethmac/trunk/bench/verilog/
188 PHY changed. tadej 7929d 19h /ethmac/trunk/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.