OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 101

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8069d 19h /ethmac/trunk/rtl/
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 8069d 19h /ethmac/trunk/rtl/
97 Small typo fixed. lampret 8093d 16h /ethmac/trunk/rtl/
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8097d 16h /ethmac/trunk/rtl/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8097d 19h /ethmac/trunk/rtl/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8097d 19h /ethmac/trunk/rtl/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8102d 17h /ethmac/trunk/rtl/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8103d 19h /ethmac/trunk/rtl/
91 Comments in Slovene language removed. mohor 8103d 20h /ethmac/trunk/rtl/
90 casex changed with case, fifo reset changed. mohor 8103d 20h /ethmac/trunk/rtl/
88 rx_fifo was not always cleared ok. Fixed. mohor 8113d 16h /ethmac/trunk/rtl/
87 Status was not latched correctly sometimes. Fixed. mohor 8113d 19h /ethmac/trunk/rtl/
86 Big Endian problem when sending frames fixed. mohor 8115d 01h /ethmac/trunk/rtl/
85 Log info was missing. mohor 8120d 11h /ethmac/trunk/rtl/
84 LinkFail signal was not latching appropriate bit. mohor 8120d 11h /ethmac/trunk/rtl/
83 MAC address recognition was not correct (bytes swaped). mohor 8120d 11h /ethmac/trunk/rtl/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8120d 13h /ethmac/trunk/rtl/
80 Small fixes for external/internal DMA missmatches. mohor 8124d 15h /ethmac/trunk/rtl/
79 RetryCntLatched was unused and removed from design mohor 8124d 16h /ethmac/trunk/rtl/
78 WB_SEL_I was unused and removed from design mohor 8124d 16h /ethmac/trunk/rtl/
77 Interrupts changed mohor 8124d 16h /ethmac/trunk/rtl/
76 Interrupts changed in the top file mohor 8124d 16h /ethmac/trunk/rtl/
75 r_Bro is used for accepting/denying frames mohor 8124d 16h /ethmac/trunk/rtl/
74 Reset values are passed to registers through parameters mohor 8124d 16h /ethmac/trunk/rtl/
73 Number of interrupts changed mohor 8124d 16h /ethmac/trunk/rtl/
72 Retry is not activated when a Tx Underrun occured mohor 8128d 19h /ethmac/trunk/rtl/
70 Small fixes. mohor 8132d 22h /ethmac/trunk/rtl/
69 Define missmatch fixed. mohor 8133d 19h /ethmac/trunk/rtl/
68 Registered trimmed. Unused registers removed. mohor 8134d 18h /ethmac/trunk/rtl/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8134d 19h /ethmac/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.