OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog/] - Rev 45

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 - allow restart of sqrt calc if load signal activated
-		 robfinch 1811d 20h /ft816float/trunk/rtl/verilog/
27 - transmission of Nans in normalizer robfinch 1833d 09h /ft816float/trunk/rtl/verilog/
26 - factor out sizes
- add leading bit for FMA normalization to normalizer		 robfinch 1834d 01h /ft816float/trunk/rtl/verilog/
25 - FMA improved accuracy robfinch 1836d 16h /ft816float/trunk/rtl/verilog/
24 - fix infinity robfinch 1836d 21h /ft816float/trunk/rtl/verilog/
23 - better test data for FMA robfinch 1836d 21h /ft816float/trunk/rtl/verilog/
22 - fused multiply add robfinch 1837d 00h /ft816float/trunk/rtl/verilog/
21 - trunc function robfinch 1837d 12h /ft816float/trunk/rtl/verilog/
20 - fix nan propagation robfinch 1838d 19h /ft816float/trunk/rtl/verilog/
19 - latency 10 addsub robfinch 1838d 19h /ft816float/trunk/rtl/verilog/
18 - sigmoid function robfinch 1840d 13h /ft816float/trunk/rtl/verilog/
16 - added reciprocal square root estimate robfinch 1840d 13h /ft816float/trunk/rtl/verilog/
15 - added reciprocal estimate robfinch 1842d 01h /ft816float/trunk/rtl/verilog/
14 - added Goldschmidt divider robfinch 2080d 23h /ft816float/trunk/rtl/verilog/
13 - fix sticky bit position robfinch 2324d 01h /ft816float/trunk/rtl/verilog/
12 - added square root robfinch 2325d 15h /ft816float/trunk/rtl/verilog/
11 - fix multiply NaN robfinch 2327d 15h /ft816float/trunk/rtl/verilog/
10 - fp updated
- test benches and vectors		 robfinch 2328d 02h /ft816float/trunk/rtl/verilog/
9 - added sample FP unit robfinch 2751d 02h /ft816float/trunk/rtl/verilog/
8 Updated better support for 80 bit / 128 bit ops robfinch 2751d 02h /ft816float/trunk/rtl/verilog/
7 adding missing reduction or function robfinch 2902d 12h /ft816float/trunk/rtl/verilog/
6 added more fp ops robfinch 3008d 18h /ft816float/trunk/rtl/verilog/
5 added floattoint inttofloat robfinch 3010d 10h /ft816float/trunk/rtl/verilog/
3 FT816Float - initial zrchive robfinch 3481d 19h /ft816float/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.