OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] - Rev 30

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 Timestamp format in the queue = msgId_4bit + seqId_16bit + null_8bit + timeStamp1s_4bit + null_2bit + timeStamp1ns_30bit edn_walter 4473d 09h /ha1588/
29 Added multicycle timing constraint to ptp_parser.v, which works at data rate of (32bit * 4 gmii_clk cycle). Fmax can exceed 250MHz. edn_walter 4473d 09h /ha1588/
28 Before changing TSU packet parser datapath width from 32b to 8b. edn_walter 4473d 15h /ha1588/
27 Added more bits to the TSU queue information, of which timestamp value is enlarged from 4s to 64s. edn_walter 4473d 15h /ha1588/
26 Updated test case. edn_walter 4475d 10h /ha1588/
25 Updated SOPC Builder component and example system. edn_walter 4476d 09h /ha1588/
24 Added test cases for top-level testbench to cover both RTC and TSU. edn_walter 4476d 10h /ha1588/
23 Added CDC hand-shaking for RTC time reading operation. edn_walter 4477d 04h /ha1588/
22 RTC reset will clear ACC counter, but not clear ACC counter incremental. edn_walter 4477d 08h /ha1588/
21 Added structure for top-level simulation. Systemverilog DPI will be used to emulate the SW operation of PTP application. edn_walter 4478d 05h /ha1588/
20 Added SOPC Builder Component and Instantiation Example. Follow rtl/sopc/ReadMe.txt to add IP Search Path to SOPC Builder. edn_walter 4482d 09h /ha1588/
19 Added pipeline registers to Real Time Clock module to improve timing. edn_walter 4482d 09h /ha1588/
18 Added QuartusII Place and Route project for top level ha1588.v edn_walter 4482d 09h /ha1588/
17 Updated reg.v content. edn_walter 4483d 03h /ha1588/
16 Try to add sth. edn_walter 4486d 20h /ha1588/
15 Renamed module name for tsu and rtc.
Added folder for reg and top.
Added folder for sopc, preparing for Altera SOPC Builder customized component.		 edn_walter 4489d 05h /ha1588/
14 Added test case support for UDP/IPv6 PTP frames. edn_walter 4491d 04h /ha1588/
13 Added test case support for single VLAN and double VLAN L2/L4 PTP frames. edn_walter 4492d 05h /ha1588/
12 Added parser support for vlan tagged frames. edn_walter 4493d 03h /ha1588/
11 Added parser support for L2_PTP and IPv4/v6_UDP_PTP frame formats. edn_walter 4494d 04h /ha1588/
10 Added parser support for L2_PTP and IPv4_UDP_PTP frame formats. edn_walter 4495d 05h /ha1588/
9 Timestamp format in the queue = seqId_16bit + msgId_4bit + timeStamp1s_2bit + timeStamp1ns_30bit edn_walter 4496d 04h /ha1588/
8 Timestamp format in the queue = seqId_16bit + msgId_2bit + timeStamp_30bit edn_walter 4496d 11h /ha1588/
7 Reduced the timestamp length from 80b to 30b to save memory, since the software could be fast enough to handle timestamp rollover events per 1s. Enlarged the fifo depth to 15, to accomodate 10 ptp sync messages per 1s. edn_walter 4496d 12h /ha1588/
6 Reduced the size of the Vendor specific simulation library file. ash_riple 4498d 11h /ha1588/
5 Added dcfifo to store ptp time stamps. ash_riple 4499d 03h /ha1588/
4 Added source code and unit test for TSU. ash_riple 4500d 03h /ha1588/
3 Added function block RTC and its unit test. ash_riple 4507d 04h /ha1588/
2 Try to add sth. to the repository. ash_riple 4507d 04h /ha1588/
1 The project and the structure was created root 4507d 10h /ha1588/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.