OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [tags/] [rel_1/] - Rev 28

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 *** empty log message *** rherveille 7911d 21h /i2c/tags/rel_1/
27 Cleaned up code rherveille 7911d 21h /i2c/tags/rel_1/
26 *** empty log message *** rherveille 7915d 05h /i2c/tags/rel_1/
25 Added timing tests to i2c_model.
Updated testbench.		 rherveille 7943d 01h /i2c/tags/rel_1/
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7943d 01h /i2c/tags/rel_1/
23 *** empty log message *** rherveille 8070d 07h /i2c/tags/rel_1/
22 Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. rherveille 8080d 12h /i2c/tags/rel_1/
21 no message rherveille 8166d 12h /i2c/tags/rel_1/
20 Added Appendix A rherveille 8166d 12h /i2c/tags/rel_1/
19 Fixed some race conditions in the i2c-slave model.
Added debug information.
Added headers.		 rherveille 8170d 09h /i2c/tags/rel_1/
18 no message rherveille 8197d 05h /i2c/tags/rel_1/
17 C-include file.
Initial release		 rherveille 8285d 09h /i2c/tags/rel_1/
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8297d 09h /i2c/tags/rel_1/
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.		 rherveille 8302d 07h /i2c/tags/rel_1/
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.		 rherveille 8302d 07h /i2c/tags/rel_1/
13 Fixed some synthesis warnings. rherveille 8313d 11h /i2c/tags/rel_1/
12 no message rherveille 8319d 03h /i2c/tags/rel_1/
11 Changed RST_LVL define to parameter. rherveille 8322d 10h /i2c/tags/rel_1/
10 Created new directory structure.
Added Verilog version.		 rherveille 8344d 07h /i2c/tags/rel_1/
9 Created directory structure (documentation, vhdl, verilog) rherveille 8414d 02h /i2c/tags/rel_1/
8 Created directory structure (documentation, vhdl, verilog) rherveille 8414d 02h /i2c/tags/rel_1/
7 added some remarks, fixed some sensitivity lists rherveille 8483d 05h /i2c/tags/rel_1/
6 fixed typo txt -> txr rherveille 8487d 09h /i2c/tags/rel_1/
5 fixed an incomplete sensitivity list on assign_dato process rherveille 8494d 07h /i2c/tags/rel_1/
4 WISHBONE I2C Master Core: initial release rherveille 8546d 10h /i2c/tags/rel_1/
2 initial release rherveille 8608d 09h /i2c/tags/rel_1/
1 Standard project directories initialized by cvs2svn. 8608d 09h /i2c/tags/rel_1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.