OpenCores
URL https://opencores.org/ocsvn/i650/i650/trunk

Subversion Repositories i650

[/] [i650/] [trunk/] [rtl/] - Rev 26

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Debugging TLU. eightycc 3390d 19h /i650/trunk/rtl/
25 Add table look-up, detabbed. eightycc 3391d 19h /i650/trunk/rtl/
24 Add table look-up. eightycc 3391d 19h /i650/trunk/rtl/
23 Validity checking and op decode. eightycc 3394d 20h /i650/trunk/rtl/
22 Data path debugging. eightycc 3395d 20h /i650/trunk/rtl/
21 More data path. eightycc 3396d 22h /i650/trunk/rtl/
20 Add prog step and distributor registers. eightycc 3397d 19h /i650/trunk/rtl/
19 Check register validity. eightycc 3398d 18h /i650/trunk/rtl/
18 Debug accumulator. eightycc 3398d 19h /i650/trunk/rtl/
17 Detab. eightycc 3399d 20h /i650/trunk/rtl/
16 Debug console, add digit_pulse and biq complement. eightycc 3399d 20h /i650/trunk/rtl/
15 Debugging console and acc eightycc 3400d 18h /i650/trunk/rtl/
14 Add the accumulator eightycc 3401d 19h /i650/trunk/rtl/
13 Add general storage load command eightycc 3401d 19h /i650/trunk/rtl/
12 Add gs read to oc eightycc 3402d 19h /i650/trunk/rtl/
11 Clear drum eightycc 3404d 19h /i650/trunk/rtl/
10 Detab eightycc 3405d 18h /i650/trunk/rtl/
9 Add general storage eightycc 3405d 18h /i650/trunk/rtl/
8 Add initial operator console eightycc 3406d 17h /i650/trunk/rtl/
7 Add initial operator console eightycc 3406d 17h /i650/trunk/rtl/
6 Continue populating RTL eightycc 3417d 19h /i650/trunk/rtl/
5 Continue populating RTL eightycc 3417d 19h /i650/trunk/rtl/
4 Begin populating RTL eightycc 3417d 19h /i650/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.