OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] - Rev 192

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
192 Code ROM template for MCU
Contains bootstrap object code to be placed on BRAM
ja_rd 4735d 16h /ion/
191 Separated object code stuff from mcu entity
Object code related stuff now lives in separate file
Makefiles for code samples updated accordingly
Old mcu template deprecated but still in place
ja_rd 4735d 16h /ion/
190 VHDL object code builder script updated
Now can insert project name into target file
ja_rd 4735d 16h /ion/
189 fixed opcode test makefile: adapted to new common makefile ja_rd 4743d 14h /ion/
188 updated hello demo mpu file ja_rd 4744d 09h /ion/
187 Fixed SW simulator: reset value for timer prescaler ja_rd 4767d 22h /ion/
186 Updated the SW simulator:
Fixed handling of KU/IE flags
Added preliminary support for simulated HW interrupts
Added preliminary support for timer/counter
Enlarged the BRAM in all memory maps (to be undone)
ja_rd 4767d 22h /ion/
185 FIX: committed forgotten source file for 'memtest' demo...
Updated memtest makefile
ja_rd 4770d 04h /ion/
184 Updated some application makefiles to make use of common makefile ja_rd 4770d 04h /ion/
183 Updated comments and readme file for code samples ja_rd 4771d 20h /ion/
182 Updated makefiles for Hello and Adventure
Removed old dependencies in Adventure demo
ja_rd 4771d 20h /ion/
181 Bug fix: left out a link script in last commit ja_rd 4771d 20h /ion/
180 Removed old support code
Bits of it may yet reappear as part of the new support library
ja_rd 4772d 07h /ion/
179 'Adventure' demo updated, removed dependencies to old support code ja_rd 4772d 07h /ion/
178 Added FP math support to support library
Uses code lifted from old version of GNU libc, no adaptation needed
NEEDS testing!
ja_rd 4772d 07h /ion/
177 Modified 'Adventure' demo to use new support code ja_rd 4772d 07h /ion/
176 Modified 'hello' to use new support code
NOTE: the 'OPCODE EMULATOR' mentioned below is the TRAP HANDLER
The SW opcode emulation has been working for months
ja_rd 4772d 07h /ion/
175 Updated support library
Removed spurious dependence to accursed '_impure_ptr'
ja_rd 4772d 08h /ion/
174 started to add branch emulation to opcode emulator ja_rd 4772d 08h /ion/
173 New version of support code, still incomplete. ja_rd 4772d 08h /ion/
172 Added new version of support code, still incomplete ja_rd 4773d 22h /ion/
171 CPU bug fix: MFC0 instructions aborted by privilege trap should not modify any register ja_rd 4775d 01h /ion/
170 Fixed bug in optional emulation of EXT, INS ja_rd 4775d 11h /ion/
169 Fixed bug in emulation of CLO instruction
Added support for simulated hardware IRQs (incomplete)
ja_rd 4775d 11h /ion/
168 Updated 'opcodes' simulation script to NOT use simulated mips32 instructions and trap instead (as the real CPU does) ja_rd 4775d 11h /ion/
167 Updated simulation script for 'hello' sample: now uses function call log.
It is useless in this demo, but it shows how to use it.
ja_rd 4775d 12h /ion/
166 Modified simulator, added some debug functionality:
- Optional emulation of some MIPS32r2 opcodes
- Function call trace log using map file (crude implementation)

Plus a few small bug fixes
ja_rd 4775d 13h /ion/
165 Added (very early draft, very incomplete) reserved opcode trap handler.
Updated opcode tester to test some emulated mips32 opcodes using the trap handler.
ja_rd 4780d 21h /ion/
164 Minor typo fixes in source file ja_rd 4780d 21h /ion/
163 SW simulator update:
Better disassembly format (hastily tested)
New parameters: start address, breakpoint address, whether or not to trap reserved opcodes
ja_rd 4780d 22h /ion/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.