OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] - Rev 240

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
240 Added a few comments and minor changes to the DE-1 top entity. ja_rd 4251d 02h /ion/
239 Fixed simulation script: the test bench does not need to use the obj code package, all it needs is in the simulation parameters package, including the code. ja_rd 4251d 02h /ion/
238 BUG FIX: C startup code that copied initialized data to data section was wrong when initialized data was not a multiple of 4 bytes. ja_rd 4251d 05h /ion/
237 Fixed test bench to work with latest modifications of SoC ja_rd 4251d 06h /ion/
236 Added macros to SoC header file for easy access to GPIO registers ja_rd 4252d 02h /ion/
235 Fixed comments in cache module ja_rd 4252d 02h /ion/
234 Added a few GPIO registers to the SoC, updated the DE-1 'top' file to drive the SD interface with the GPIO signals. ja_rd 4252d 02h /ion/
233 Fixed top entity for De-1 demos: Bootstrap BRAM size is now taken from a constant in the obj code package. ja_rd 4270d 14h /ion/
232 Fixed bug in object code package generation.
This bug was causing spurious behaviors in the Hello demo.		 ja_rd 4270d 15h /ion/
231 Updated file list ja_rd 4399d 06h /ion/
230 Modelsim script updated to latest HW changes ja_rd 4399d 07h /ion/
229 Code samples updated to use new VHDL config packages and new SoC (UART). ja_rd 4399d 07h /ion/
228 SW simulator updated
Simulation of UART adapted to new hardware.
Added simulation of debug registers.		 ja_rd 4399d 07h /ion/
227 Removed modules no longer used:
code_rom_pkg replaced by new package in SoC directory.
RS232 sub-modules replaced by new UART		 ja_rd 4399d 07h /ion/
226 Updated demo and test bench to use new SoC entity. ja_rd 4399d 07h /ion/
225 Added utility functions for the initialization of BRAM memories. ja_rd 4399d 07h /ion/
224 MCU entity gutted and transformed into a SoC entity
Different UART, new generics...		 ja_rd 4399d 08h /ion/
223 MCU entity renamed to SoC, moved to separate SoC directory ja_rd 4399d 08h /ion/
222 Documentation updated ja_rd 4399d 08h /ion/
221 Documentation updated ja_rd 4399d 08h /ion/
220 New script for configuration package generation.
New directory for all utility scripts		 ja_rd 4399d 17h /ion/
219 Added windows binary for MIPS simulator 'slite' to the SVN repo, for convenience. ja_rd 4400d 00h /ion/
218 UART bug fix: rx_rdy flag must be clear only when reading the rx buffer ja_rd 4403d 07h /ion/
217 Removed another SoC file prematurely committed ja_rd 4409d 21h /ion/
216 First draft of SoC removed.
I'll rename it from mips_mcu in order to keep the svn log.		 ja_rd 4409d 21h /ion/
215 First draft of MIPS SoC
Still unused by any of the code samples.
Eventually will replace the mips_mcu entity		 ja_rd 4409d 21h /ion/
214 Updated pre-generated 'Hello' demo, recompiled and retested with the latest changes. ja_rd 4410d 06h /ion/
213 Memory test application updated -- added extra-simple D-Cache test.
The new test is a row of back-to-back I/O reads and writes.
This test triggers a bug in the cache that has been already fixed.		 ja_rd 4410d 06h /ion/
212 BUG FIX: sequences of back-to-back I/O reads or writes didn't work.
The stall conditions were wrong for those cases.
Minor cleanup of the comments		 ja_rd 4410d 06h /ion/
211 Included a simulated block of I/O regs in the test bench for easing some cache tests. ja_rd 4410d 06h /ion/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.