OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] - Rev 212

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
212 BUG FIX: sequences of back-to-back I/O reads or writes didn't work.
The stall conditions were wrong for those cases.
Minor cleanup of the comments
ja_rd 4410d 10h /ion/trunk/
211 Included a simulated block of I/O regs in the test bench for easing some cache tests. ja_rd 4410d 10h /ion/trunk/
210 Added new Tex sources
New doc sources organized according to Tex guidelines
ja_rd 4589d 21h /ion/trunk/
209 Documentation reorganization
Updated PDF committed
Old Tex sources removed
Old plain text file removed
ja_rd 4589d 21h /ion/trunk/
208 Bug fix in SW simulator
Crashed when a function call trace log was requested with missing map file
ja_rd 4676d 03h /ion/trunk/
207 Simulation memories now modelled with shared variables and not signals.
This improves simulation speed of large programs (e.g. Adventure) by orders of magnitude
ja_rd 4689d 06h /ion/trunk/
206 Fixed SygnalSpy function calls for compatibility with older versions of Modelsim ja_rd 4689d 06h /ion/trunk/
205 Fixed bug in test bench interface to CPU ja_rd 4710d 05h /ion/trunk/
204 Bug fixed in simulation script (Thank you Khadijeh!) ja_rd 4710d 05h /ion/trunk/
203 Opcode test program prepared to test interrupts
(by using special simulated hardware in the test bench)
More changes to come, this is just the first commit of many
ja_rd 4724d 05h /ion/trunk/
202 Modelsim wave window script tidied up a bit
This is mostly useless anyway
ja_rd 4724d 05h /ion/trunk/
201 Minor fixes to code comments ja_rd 4724d 05h /ion/trunk/
200 CPU interrupt input changed to 8-bit vector
Other modules changed accordingly
Interrupts still missing; this is just preparing the interface
ja_rd 4724d 05h /ion/trunk/
199 Fixed missing references ja_rd 4724d 22h /ion/trunk/
198 Added new version of the project doc in LaTeX ja_rd 4724d 22h /ion/trunk/
197 Updated readme stuff for the code samples ja_rd 4725d 20h /ion/trunk/
196 Marked old TB template as obsolete.
I'm not comfortable removing it yet. Silly, that.
ja_rd 4725d 20h /ion/trunk/
195 Template for TB parameter package.
This file is 'filled in' with actual info by a python script.
ja_rd 4725d 20h /ion/trunk/
194 Removed deprecated files from old TB version ja_rd 4725d 20h /ion/trunk/
193 Major test bench reorganization:
1.- TB now uses same object code as synthesizable demo.
2.- TB now simulates full MPU system.
3.- Console logging moved to TB package.
4.- Code sample makefiles and modelsim script updated accordingly.
ja_rd 4725d 20h /ion/trunk/
192 Code ROM template for MCU
Contains bootstrap object code to be placed on BRAM
ja_rd 4730d 06h /ion/trunk/
191 Separated object code stuff from mcu entity
Object code related stuff now lives in separate file
Makefiles for code samples updated accordingly
Old mcu template deprecated but still in place
ja_rd 4730d 06h /ion/trunk/
190 VHDL object code builder script updated
Now can insert project name into target file
ja_rd 4730d 06h /ion/trunk/
189 fixed opcode test makefile: adapted to new common makefile ja_rd 4738d 04h /ion/trunk/
188 updated hello demo mpu file ja_rd 4738d 23h /ion/trunk/
187 Fixed SW simulator: reset value for timer prescaler ja_rd 4762d 12h /ion/trunk/
186 Updated the SW simulator:
Fixed handling of KU/IE flags
Added preliminary support for simulated HW interrupts
Added preliminary support for timer/counter
Enlarged the BRAM in all memory maps (to be undone)
ja_rd 4762d 12h /ion/trunk/
185 FIX: committed forgotten source file for 'memtest' demo...
Updated memtest makefile
ja_rd 4764d 18h /ion/trunk/
184 Updated some application makefiles to make use of common makefile ja_rd 4764d 18h /ion/trunk/
183 Updated comments and readme file for code samples ja_rd 4766d 10h /ion/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.