OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] - Rev 224

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
224 MCU entity gutted and transformed into a SoC entity
Different UART, new generics...
ja_rd 4392d 11h /ion/trunk/
223 MCU entity renamed to SoC, moved to separate SoC directory ja_rd 4392d 11h /ion/trunk/
222 Documentation updated ja_rd 4392d 11h /ion/trunk/
221 Documentation updated ja_rd 4392d 11h /ion/trunk/
220 New script for configuration package generation.
New directory for all utility scripts
ja_rd 4392d 20h /ion/trunk/
219 Added windows binary for MIPS simulator 'slite' to the SVN repo, for convenience. ja_rd 4393d 03h /ion/trunk/
218 UART bug fix: rx_rdy flag must be clear only when reading the rx buffer ja_rd 4396d 10h /ion/trunk/
217 Removed another SoC file prematurely committed ja_rd 4403d 00h /ion/trunk/
216 First draft of SoC removed.
I'll rename it from mips_mcu in order to keep the svn log.
ja_rd 4403d 00h /ion/trunk/
215 First draft of MIPS SoC
Still unused by any of the code samples.
Eventually will replace the mips_mcu entity
ja_rd 4403d 00h /ion/trunk/
214 Updated pre-generated 'Hello' demo, recompiled and retested with the latest changes. ja_rd 4403d 09h /ion/trunk/
213 Memory test application updated -- added extra-simple D-Cache test.
The new test is a row of back-to-back I/O reads and writes.
This test triggers a bug in the cache that has been already fixed.
ja_rd 4403d 09h /ion/trunk/
212 BUG FIX: sequences of back-to-back I/O reads or writes didn't work.
The stall conditions were wrong for those cases.
Minor cleanup of the comments
ja_rd 4403d 09h /ion/trunk/
211 Included a simulated block of I/O regs in the test bench for easing some cache tests. ja_rd 4403d 09h /ion/trunk/
210 Added new Tex sources
New doc sources organized according to Tex guidelines
ja_rd 4582d 20h /ion/trunk/
209 Documentation reorganization
Updated PDF committed
Old Tex sources removed
Old plain text file removed
ja_rd 4582d 20h /ion/trunk/
208 Bug fix in SW simulator
Crashed when a function call trace log was requested with missing map file
ja_rd 4669d 02h /ion/trunk/
207 Simulation memories now modelled with shared variables and not signals.
This improves simulation speed of large programs (e.g. Adventure) by orders of magnitude
ja_rd 4682d 05h /ion/trunk/
206 Fixed SygnalSpy function calls for compatibility with older versions of Modelsim ja_rd 4682d 05h /ion/trunk/
205 Fixed bug in test bench interface to CPU ja_rd 4703d 04h /ion/trunk/
204 Bug fixed in simulation script (Thank you Khadijeh!) ja_rd 4703d 04h /ion/trunk/
203 Opcode test program prepared to test interrupts
(by using special simulated hardware in the test bench)
More changes to come, this is just the first commit of many
ja_rd 4717d 04h /ion/trunk/
202 Modelsim wave window script tidied up a bit
This is mostly useless anyway
ja_rd 4717d 04h /ion/trunk/
201 Minor fixes to code comments ja_rd 4717d 04h /ion/trunk/
200 CPU interrupt input changed to 8-bit vector
Other modules changed accordingly
Interrupts still missing; this is just preparing the interface
ja_rd 4717d 04h /ion/trunk/
199 Fixed missing references ja_rd 4717d 21h /ion/trunk/
198 Added new version of the project doc in LaTeX ja_rd 4717d 21h /ion/trunk/
197 Updated readme stuff for the code samples ja_rd 4718d 19h /ion/trunk/
196 Marked old TB template as obsolete.
I'm not comfortable removing it yet. Silly, that.
ja_rd 4718d 19h /ion/trunk/
195 Template for TB parameter package.
This file is 'filled in' with actual info by a python script.
ja_rd 4718d 19h /ion/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.