OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] - Rev 242

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
242 BUG FIX:
The CPU was sometimes fetching a spurious opcode in the 1st cycle after a reset.
The cache now has a 'cache_ready' output which the CPU uses to know when NOT to update its IR.		 ja_rd 4251d 06h /ion/trunk/
241 Updated simulation and synthesis object code packages with latest build of 'hello' minidemo. ja_rd 4251d 06h /ion/trunk/
240 Added a few comments and minor changes to the DE-1 top entity. ja_rd 4251d 06h /ion/trunk/
239 Fixed simulation script: the test bench does not need to use the obj code package, all it needs is in the simulation parameters package, including the code. ja_rd 4251d 06h /ion/trunk/
238 BUG FIX: C startup code that copied initialized data to data section was wrong when initialized data was not a multiple of 4 bytes. ja_rd 4251d 10h /ion/trunk/
237 Fixed test bench to work with latest modifications of SoC ja_rd 4251d 10h /ion/trunk/
236 Added macros to SoC header file for easy access to GPIO registers ja_rd 4252d 06h /ion/trunk/
235 Fixed comments in cache module ja_rd 4252d 06h /ion/trunk/
234 Added a few GPIO registers to the SoC, updated the DE-1 'top' file to drive the SD interface with the GPIO signals. ja_rd 4252d 06h /ion/trunk/
233 Fixed top entity for De-1 demos: Bootstrap BRAM size is now taken from a constant in the obj code package. ja_rd 4270d 18h /ion/trunk/
232 Fixed bug in object code package generation.
This bug was causing spurious behaviors in the Hello demo.		 ja_rd 4270d 19h /ion/trunk/
231 Updated file list ja_rd 4399d 10h /ion/trunk/
230 Modelsim script updated to latest HW changes ja_rd 4399d 11h /ion/trunk/
229 Code samples updated to use new VHDL config packages and new SoC (UART). ja_rd 4399d 11h /ion/trunk/
228 SW simulator updated
Simulation of UART adapted to new hardware.
Added simulation of debug registers.		 ja_rd 4399d 11h /ion/trunk/
227 Removed modules no longer used:
code_rom_pkg replaced by new package in SoC directory.
RS232 sub-modules replaced by new UART		 ja_rd 4399d 11h /ion/trunk/
226 Updated demo and test bench to use new SoC entity. ja_rd 4399d 11h /ion/trunk/
225 Added utility functions for the initialization of BRAM memories. ja_rd 4399d 11h /ion/trunk/
224 MCU entity gutted and transformed into a SoC entity
Different UART, new generics...		 ja_rd 4399d 12h /ion/trunk/
223 MCU entity renamed to SoC, moved to separate SoC directory ja_rd 4399d 12h /ion/trunk/
222 Documentation updated ja_rd 4399d 12h /ion/trunk/
221 Documentation updated ja_rd 4399d 12h /ion/trunk/
220 New script for configuration package generation.
New directory for all utility scripts		 ja_rd 4399d 21h /ion/trunk/
219 Added windows binary for MIPS simulator 'slite' to the SVN repo, for convenience. ja_rd 4400d 04h /ion/trunk/
218 UART bug fix: rx_rdy flag must be clear only when reading the rx buffer ja_rd 4403d 11h /ion/trunk/
217 Removed another SoC file prematurely committed ja_rd 4410d 01h /ion/trunk/
216 First draft of SoC removed.
I'll rename it from mips_mcu in order to keep the svn log.		 ja_rd 4410d 01h /ion/trunk/
215 First draft of MIPS SoC
Still unused by any of the code samples.
Eventually will replace the mips_mcu entity		 ja_rd 4410d 01h /ion/trunk/
214 Updated pre-generated 'Hello' demo, recompiled and retested with the latest changes. ja_rd 4410d 10h /ion/trunk/
213 Memory test application updated -- added extra-simple D-Cache test.
The new test is a row of back-to-back I/O reads and writes.
This test triggers a bug in the cache that has been already fixed.		 ja_rd 4410d 10h /ion/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.