OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] - Rev 89

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
89 Added startup and utility functions for 'bare metal' applications running from FLASH, plus linker file ja_rd 4925d 12h /ion/trunk/
88 Added UART RX interface to MPU template ja_rd 4925d 12h /ion/trunk/
87 Added UART RX interface to MPU template ja_rd 4925d 12h /ion/trunk/
86 Adapted TB template to use log trigger address ja_rd 4925d 12h /ion/trunk/
85 BUG FIX: log2 function was wrong ja_rd 4925d 12h /ion/trunk/
84 Added 'trigger address' for file logging to both the
vhdl TB and the python script		 ja_rd 4925d 12h /ion/trunk/
83 BUG FIX: LHU was not doing sign extension properly
BUG FIX: SLTIU decoding was wrong		 ja_rd 4925d 12h /ion/trunk/
82 bug fix: SLTI wasn't working properly in some cases ja_rd 4927d 12h /ion/trunk/
81 Added a wait state to the SRAM area for the DE-1 demo code ja_rd 4934d 07h /ion/trunk/
80 Stub cache fixed
Now supports code refills from static 16- and 8- bit memory
Plus many mirror corrections		 ja_rd 4934d 07h /ion/trunk/
79 modelsim wave window script updated ja_rd 4935d 08h /ion/trunk/
78 Code sample 'memtest' adapted to test read from flash ja_rd 4935d 09h /ion/trunk/
77 Simulation template now supports simulated flash
Synthesis template adapted to latest cache interface
Python script now supports simulated flash		 ja_rd 4935d 09h /ion/trunk/
76 Adapted pregenerated vhdl files to latest changes ja_rd 4935d 09h /ion/trunk/
75 Added support for 8-bit-wide static memory (e.g. Flash)
Updated demo 'top' file to use the DE-1 onboard flash		 ja_rd 4935d 09h /ion/trunk/
74 Fixed (harmless) error in simulation template 2 ja_rd 4935d 13h /ion/trunk/
73 Fixed comment about write cycles in cache module ja_rd 4935d 13h /ion/trunk/
72 Fixed stupid bug in SRAM write cycles (setup time violated)
Wait states implemented for SRAM wait and read cycles		 ja_rd 4935d 13h /ion/trunk/
71 Doc updated to reflect last changes ja_rd 4936d 01h /ion/trunk/
70 updated CodeBlocks project file ja_rd 4936d 01h /ion/trunk/
69 Updated simulation scripts
Obsolete sim script removed		 ja_rd 4936d 02h /ion/trunk/
68 Updated pre-generated vhdl files ja_rd 4936d 02h /ion/trunk/
67 Deprecated files:
Marked three files as unused, to be removed		 ja_rd 4936d 02h /ion/trunk/
66 Code samples:
Updated all code samples to use TB2 template and new memory map		 ja_rd 4936d 02h /ion/trunk/
65 Fixed io input mux in MPU template 1 ja_rd 4936d 02h /ion/trunk/
64 Refactored memory decoding logic
(wait states and read-only attributes unimplemented yet)		 ja_rd 4936d 02h /ion/trunk/
63 DE-1 demo top module:
added registers for SD interface, switches and 7-seg display		 ja_rd 4936d 02h /ion/trunk/
62 CPU fixed:
fixed bug in EPC load logic relative to mem_wait stalls
parametrized reset and trap vector addresses		 ja_rd 4936d 02h /ion/trunk/
61 SW simulator updated:
new mips-1 memory map and trap addresses
slightly better command line argument parsing		 ja_rd 4936d 02h /ion/trunk/
60 Forgot to upload new TB package!!
Without this, simulations don't work...		 ja_rd 4936d 02h /ion/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.