URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] [tb/] - Rev 243

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
241	Updated simulation and synthesis object code packages with latest build of 'hello' minidemo.	ja_rd	4244d 10h	/ion/trunk/vhdl/tb/
237	Fixed test bench to work with latest modifications of SoC	ja_rd	4244d 14h	/ion/trunk/vhdl/tb/
226	Updated demo and test bench to use new SoC entity.	ja_rd	4392d 15h	/ion/trunk/vhdl/tb/
211	Included a simulated block of I/O regs in the test bench for easing some cache tests.	ja_rd	4403d 14h	/ion/trunk/vhdl/tb/
207	Simulation memories now modelled with shared variables and not signals. This improves simulation speed of large programs (e.g. Adventure) by orders of magnitude	ja_rd	4682d 10h	/ion/trunk/vhdl/tb/
206	Fixed SygnalSpy function calls for compatibility with older versions of Modelsim	ja_rd	4682d 10h	/ion/trunk/vhdl/tb/
205	Fixed bug in test bench interface to CPU	ja_rd	4703d 09h	/ion/trunk/vhdl/tb/
200	CPU interrupt input changed to 8-bit vector Other modules changed accordingly Interrupts still missing; this is just preparing the interface	ja_rd	4717d 09h	/ion/trunk/vhdl/tb/
194	Removed deprecated files from old TB version	ja_rd	4719d 00h	/ion/trunk/vhdl/tb/
193	Major test bench reorganization: 1.- TB now uses same object code as synthesizable demo. 2.- TB now simulates full MPU system. 3.- Console logging moved to TB package. 4.- Code sample makefiles and modelsim script updated accordingly.	ja_rd	4719d 00h	/ion/trunk/vhdl/tb/
158	removed file from TB directory which was committed by mistake	ja_rd	4770d 16h	/ion/trunk/vhdl/tb/
157	Bug fix in the missing coprocesor exception. The CPU was triggering a privilege exception for the mtc0 that went into user mode. Logging HDL updated	ja_rd	4772d 02h	/ion/trunk/vhdl/tb/
152	Added R3000 compatible support for kernel/user state: - Implemented KU/IE plus KUp/IEp and KUo/IEo status bits - Updated startup and test code to account for changes - Implemented bit DID NOT TEST rfe instruction (not used in code) - Access to CP0 in user mode triggers 'CpU' trap - Updated software simulator Besides, the logging of HI/LO register changes has been temporarily disabled, there's an unfixed bug in it.	ja_rd	4772d 11h	/ion/trunk/vhdl/tb/
139	updated simulation & synthesis pre-generated entities ('hello' code sample)	ja_rd	4777d 09h	/ion/trunk/vhdl/tb/
138	updated simulation & synthesis pre-generated entities ('hello' code sample)	ja_rd	4777d 09h	/ion/trunk/vhdl/tb/
128	updated precompiled simulation testbench	ja_rd	4780d 07h	/ion/trunk/vhdl/tb/
126	added SDRAM verilog simulation model	ja_rd	4780d 07h	/ion/trunk/vhdl/tb/
119	Updated pre-generated simulation and synthesis demos	ja_rd	4835d 09h	/ion/trunk/vhdl/tb/
112	Updated simulation package for compatibility to new cache	ja_rd	4835d 14h	/ion/trunk/vhdl/tb/
98	CPU rd and wr data address buses unified	ja_rd	4868d 14h	/ion/trunk/vhdl/tb/
96	CPU rd and wr data address buses unified	ja_rd	4868d 14h	/ion/trunk/vhdl/tb/
94	Pregenerated demo 'hello' files updated	ja_rd	4879d 10h	/ion/trunk/vhdl/tb/
84	Added 'trigger address' for file logging to both the vhdl TB and the python script	ja_rd	4879d 11h	/ion/trunk/vhdl/tb/
76	Adapted pregenerated vhdl files to latest changes	ja_rd	4889d 08h	/ion/trunk/vhdl/tb/
74	Fixed (harmless) error in simulation template 2	ja_rd	4889d 12h	/ion/trunk/vhdl/tb/
68	Updated pre-generated vhdl files	ja_rd	4890d 01h	/ion/trunk/vhdl/tb/
60	Forgot to upload new TB package!! Without this, simulations don't work...	ja_rd	4890d 01h	/ion/trunk/vhdl/tb/
47	Pre-generated simulation test benches updated	ja_rd	4892d 07h	/ion/trunk/vhdl/tb/
42	Added cache stub module, plus related test bench	ja_rd	4896d 09h	/ion/trunk/vhdl/tb/
36	pre-generated simulation test bench TB1 updated for compatibility to other changes	ja_rd	4896d 10h	/ion/trunk/vhdl/tb/

Browse

Tools

Subversion Repositories ion

[/] [ion/] [trunk/] [vhdl/] [tb/] - Rev 243

Filtering Options