OpenCores
URL https://opencores.org/ocsvn/jart/jart/trunk

Subversion Repositories jart

[/] [jart/] [branches/] [ver0branch/] - Rev 71

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
71 Well this is not going to be needed any more. jguarin2002 5409d 20h /jart/branches/ver0branch/
70 Ray Traversal Unitary Vector Component Z in A(7,10) fixed format. The output is the 10 bits of the decimal part.

ok.
jguarin2002 5411d 18h /jart/branches/ver0branch/
69 Sqrt Error : around 6 %.
Great!
jguarin2002 5412d 09h /jart/branches/ver0branch/
68 A 4 pipe x 1 clock, square root of variable width from 4 to 4n.

SOOOOOO Beta.
jguarin2002 5412d 10h /jart/branches/ver0branch/
67 mistypings... jguarin2002 5418d 19h /jart/branches/ver0branch/
66 mistypings... jguarin2002 5418d 19h /jart/branches/ver0branch/
65 The Sphere register block RTL's. jguarin2002 5418d 19h /jart/branches/ver0branch/
64 Sphere Register Block now supported.

The sphere register block has 6 modes of operation:

1. OP1, SZALFA: In this mode we summon out from the register block ONE sphere tuple: Position X,Y,Z and sphere K, per enabled clock cycle. Size of the register allows 4096
spheres.

2. OP1, SZBETA: Same as the above but the allowed spheres are 2048.

3. OP2, SZALFA: In this mode we summon out from the register block TWO spheres tuples: Position X,Y,Z and sphere K, per enabled clock cycle. Size of the register allows 4096
spheres.

4. OP2, SZBETA: Same as the above but the allowed spheres are 2048.

5. OP4, SZALFA: In this mode we summon out from the register block FOUR sphere tuples: Position X,Y,Z and sphere K, per enabled clock cycle. Size of the register allows 4096
spheres.

6. OP4, SZBETA: Same as the above but the allowed spheres are 2048.
jguarin2002 5418d 19h /jart/branches/ver0branch/
63 By default dont register the V output. jguarin2002 5418d 19h /jart/branches/ver0branch/
62 Minor corrections, cuts and additions. jguarin2002 5419d 22h /jart/branches/ver0branch/
61 Code corrections and few port additions. jguarin2002 5419d 22h /jart/branches/ver0branch/
60 Some K or VD bits are getting are inverted at the exit....

I check the rtl net viewer, and the circuit compiled is quite strange nor correspondant....
jguarin2002 5420d 13h /jart/branches/ver0branch/
59 scanFF syntax error. jguarin2002 5421d 18h /jart/branches/ver0branch/
58 Add the scanff component declaration. jguarin2002 5421d 19h /jart/branches/ver0branch/
57 RS232 Serial interface aimed to work at 460,8 kbps. jguarin2002 5421d 19h /jart/branches/ver0branch/
56 A Scan Out flip flop used by the dComparisonCell. jguarin2002 5421d 19h /jart/branches/ver0branch/
55 A grid composed by rows of cells:
- floor0Row: dot product cells row.
- floor1Row: V.D >= K comparison cells row.
- floor2Row: smallest V.D projection distance comparison cells row.
jguarin2002 5421d 19h /jart/branches/ver0branch/
54 The package collection. jguarin2002 5421d 19h /jart/branches/ver0branch/
53 Parameterizable width adder. Used by the dot product cell. jguarin2002 5421d 19h /jart/branches/ver0branch/
52 Modulo 0 detector. Used by ray generator. jguarin2002 5421d 19h /jart/branches/ver0branch/
51 V.D >= K comparison cell. jguarin2002 5421d 19h /jart/branches/ver0branch/
50 Array of grid. jguarin2002 5421d 19h /jart/branches/ver0branch/
49 Projection distance comparison cells row. jguarin2002 5421d 19h /jart/branches/ver0branch/
48 V.D >= K comparison cells row. jguarin2002 5421d 19h /jart/branches/ver0branch/
47 Dot Product Cell Row. jguarin2002 5421d 19h /jart/branches/ver0branch/
46 Dot product Cell. jguarin2002 5421d 19h /jart/branches/ver0branch/
45 Distance comparison cell, supports scan out also. jguarin2002 5421d 19h /jart/branches/ver0branch/
44 Accumulator used by ray generator. jguarin2002 5421d 19h /jart/branches/ver0branch/
43 This is the version 0 branch, the first applicable hardware is going to reside here, this is going to be the revision 42 and so on. jguarin2002 5421d 19h /jart/branches/ver0branch/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.