OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] [light8080/] - Rev 63

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Modified syntax of ARGV parameter for compatibility to later versions of Perl ja_rd 4500d 14h /light8080/
62 Changed all hard tabs to spaces as preamble to a minor refactor ja_rd 4501d 00h /light8080/
61 Basic demo updated: main entity name changed to keep synthesis too happy ja_rd 4869d 01h /light8080/
60 Fixed nasty typo in pin constraints file (clock input) ja_rd 4873d 07h /light8080/
59 tabs to spaces ja_rd 4897d 14h /light8080/
58 tabs to spaces ja_rd 4897d 14h /light8080/
57 removed unfinished CPM demo files ja_rd 5082d 04h /light8080/
56 file list updated ja_rd 5082d 04h /light8080/
55 Altair 4K Basic demo on DE-1 board ja_rd 5082d 04h /light8080/
54 BUG FIX: XOR operations wre not clearing CY and ACY ja_rd 5082d 04h /light8080/
53 added interrupt for single-stepping
cleaned up comments a bit		 ja_rd 5438d 04h /light8080/
52 test bench compilation script sanitized a little ja_rd 5438d 04h /light8080/
51 interrupt test bench adapted to the fix in IE instruction ja_rd 5438d 04h /light8080/
50 interrupt test bench adapted to the fix in IE instruction ja_rd 5438d 04h /light8080/
49 fixed: IE now enables interrupts after a 1-instruction delay
(it was enabling interrupts immediately)		 ja_rd 5438d 04h /light8080/
48 clarification of some terms in the comments ja_rd 5438d 20h /light8080/
47 edited the file list and added a few remarks ja_rd 5438d 20h /light8080/
46 minor change in signal color for better readability ja_rd 5438d 20h /light8080/
45 Added modelsim scripts for the test benches ja_rd 5438d 20h /light8080/
44 fixed error in RST test, added support for long intr tests
added a test of a 'long' intr pulse		 ja_rd 5438d 21h /light8080/
43 added a remark about the TASM source format ja_rd 5438d 21h /light8080/
42 test bench 1 regenerated with new template
added a test for 'long' intr pulses		 ja_rd 5438d 21h /light8080/
41 test bench 0 regenerated with new template
no changes to the test code		 ja_rd 5438d 21h /light8080/
40 test bench template now can simulate intr pulses longer than 1 cycle ja_rd 5438d 21h /light8080/
39 fixed: int request (intr) can now be wider than 1 cycle ja_rd 5438d 21h /light8080/
38 pin assignment for IMSAI demo removed ja_rd 5438d 21h /light8080/
37 IMSAI monitor demo removed ja_rd 5438d 21h /light8080/
36 CPM demo on cyclone 2 starter board
(work in progress)		 ja_rd 5438d 21h /light8080/
35 CPM demo pin assignment file (Altera Quartus II) ja_rd 5438d 21h /light8080/
34 rs232 sanitized and parametrized ja_rd 5438d 21h /light8080/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.