OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] [light8080/] [trunk/] - Rev 65

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 Adding Verilog initial version to the svn.
Added the c80 Small-C compiler and AS80 assembler.		 motilito 4475d 02h /light8080/trunk/
64 BUG FIX: Flags CY and AC were not clear by logic instructions
Added new flag to microcode: clr_acy
Used new flag to clear AC and CY flags unconditonally
Modified microcode for XR*, OR* and AN* to use new flag
Modified microcode assembler to support new flag
Addex explaination of new flag to documentation
Old fix that worked only for XR* instructions removed
Test bench tb0 modified to test CY clearance minimally (AC untested!)
Pre-generated vhel test bench tb0 altered accordingly		 ja_rd 4484d 03h /light8080/trunk/
63 Modified syntax of ARGV parameter for compatibility to later versions of Perl ja_rd 4484d 03h /light8080/trunk/
62 Changed all hard tabs to spaces as preamble to a minor refactor ja_rd 4484d 12h /light8080/trunk/
61 Basic demo updated: main entity name changed to keep synthesis too happy ja_rd 4852d 13h /light8080/trunk/
60 Fixed nasty typo in pin constraints file (clock input) ja_rd 4856d 19h /light8080/trunk/
59 tabs to spaces ja_rd 4881d 02h /light8080/trunk/
58 tabs to spaces ja_rd 4881d 02h /light8080/trunk/
57 removed unfinished CPM demo files ja_rd 5065d 16h /light8080/trunk/
56 file list updated ja_rd 5065d 16h /light8080/trunk/
55 Altair 4K Basic demo on DE-1 board ja_rd 5065d 16h /light8080/trunk/
54 BUG FIX: XOR operations wre not clearing CY and ACY ja_rd 5065d 16h /light8080/trunk/
53 added interrupt for single-stepping
cleaned up comments a bit		 ja_rd 5421d 16h /light8080/trunk/
52 test bench compilation script sanitized a little ja_rd 5421d 16h /light8080/trunk/
51 interrupt test bench adapted to the fix in IE instruction ja_rd 5421d 16h /light8080/trunk/
50 interrupt test bench adapted to the fix in IE instruction ja_rd 5421d 16h /light8080/trunk/
49 fixed: IE now enables interrupts after a 1-instruction delay
(it was enabling interrupts immediately)		 ja_rd 5421d 16h /light8080/trunk/
48 clarification of some terms in the comments ja_rd 5422d 08h /light8080/trunk/
47 edited the file list and added a few remarks ja_rd 5422d 08h /light8080/trunk/
46 minor change in signal color for better readability ja_rd 5422d 09h /light8080/trunk/
45 Added modelsim scripts for the test benches ja_rd 5422d 09h /light8080/trunk/
44 fixed error in RST test, added support for long intr tests
added a test of a 'long' intr pulse		 ja_rd 5422d 09h /light8080/trunk/
43 added a remark about the TASM source format ja_rd 5422d 09h /light8080/trunk/
42 test bench 1 regenerated with new template
added a test for 'long' intr pulses		 ja_rd 5422d 09h /light8080/trunk/
41 test bench 0 regenerated with new template
no changes to the test code		 ja_rd 5422d 09h /light8080/trunk/
40 test bench template now can simulate intr pulses longer than 1 cycle ja_rd 5422d 09h /light8080/trunk/
39 fixed: int request (intr) can now be wider than 1 cycle ja_rd 5422d 09h /light8080/trunk/
38 pin assignment for IMSAI demo removed ja_rd 5422d 09h /light8080/trunk/
37 IMSAI monitor demo removed ja_rd 5422d 09h /light8080/trunk/
36 CPM demo on cyclone 2 starter board
(work in progress)		 ja_rd 5422d 09h /light8080/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.