OpenCores
URL https://opencores.org/ocsvn/mkjpeg/mkjpeg/trunk

Subversion Repositories mkjpeg

[/] [mkjpeg/] [trunk/] - Rev 71

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
71 write memory selection pipeline delay correction mikel262 4266d 04h /mkjpeg/trunk/
70 mikel262 4675d 03h /mkjpeg/trunk/
69 mikel262 4675d 04h /mkjpeg/trunk/
68 mikel262 4675d 04h /mkjpeg/trunk/
67 mikel262 4675d 04h /mkjpeg/trunk/
66 memory initialization updated mikel262 4811d 06h /mkjpeg/trunk/
65 Added VHDL equivalent for Verilog's HeaderRAM.v mikel262 4953d 15h /mkjpeg/trunk/
63 Added YUV input support. mikel262 5263d 01h /mkjpeg/trunk/
61 Design now uses 4:2:2 chroma subsampling mikel262 5304d 14h /mkjpeg/trunk/
60 mikel262 5307d 03h /mkjpeg/trunk/
58 fix for C_EXTRA_LINES=0 mikel262 5307d 05h /mkjpeg/trunk/
57 default max performance mikel262 5307d 15h /mkjpeg/trunk/
56 BUF_FIFO redesign, for memory/performance tradeoff mikel262 5307d 16h /mkjpeg/trunk/
54 mikel262 5318d 17h /mkjpeg/trunk/
53 mikel262 5318d 17h /mkjpeg/trunk/
52 Redesigned BUF_FIFO.vhd to significantly reduce area utilization.
Only memory optimized version now possible.		 mikel262 5318d 17h /mkjpeg/trunk/
51 fix in buf fifo (synthesis problem) mikel262 5322d 15h /mkjpeg/trunk/
50 mikel262 5323d 01h /mkjpeg/trunk/
49 Added 16 bit RGB 565 input format. mikel262 5323d 01h /mkjpeg/trunk/
47 mikel262 5323d 02h /mkjpeg/trunk/
46 x1 mikel262 5332d 03h /mkjpeg/trunk/
45 stall re-added mikel262 5332d 03h /mkjpeg/trunk/
44 stall re-added mikel262 5332d 03h /mkjpeg/trunk/
43 stall readded mikel262 5332d 03h /mkjpeg/trunk/
42 Added backpressure/stallability of output interface. mikel262 5335d 15h /mkjpeg/trunk/
41 Fixed RLE ZRL bug occurring at end of 8x8 block mikel262 5473d 03h /mkjpeg/trunk/
40 Fixed few bugs in BUF_FIFO and RLE encoder. mikel262 5515d 17h /mkjpeg/trunk/
39 bug fix. mikel262 5518d 16h /mkjpeg/trunk/
38 Reduced processing latency of Huffman encoding mikel262 5543d 16h /mkjpeg/trunk/
37 Replaced VHDL Header RAM with Verilog, initialized via readmemh from hex file. mikel262 5547d 20h /mkjpeg/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.