OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] [mlite/] [trunk/] [vhdl/] - Rev 204

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
204 Added comment about delaying reg_dest rhoads 6325d 02h /mlite/trunk/vhdl/
203 Fixed stages comment rhoads 6326d 05h /mlite/trunk/vhdl/
202 Defined outputing PC as stage #0 rhoads 6326d 06h /mlite/trunk/vhdl/
196 Explained how to remove mult.vhd and use SW multiplication and division. rhoads 6373d 22h /mlite/trunk/vhdl/
194 Implemented BREAK and SYSCALL opcodes rhoads 6391d 01h /mlite/trunk/vhdl/
186 Change memory_type to "XILINX_16X" rhoads 6407d 19h /mlite/trunk/vhdl/
185 Latest opcodes from count.c rhoads 6422d 21h /mlite/trunk/vhdl/
184 Fix comment rhoads 6422d 21h /mlite/trunk/vhdl/
181 Fix typo in comment rhoads 6422d 22h /mlite/trunk/vhdl/
180 Easily permit full UART simulation rhoads 6422d 23h /mlite/trunk/vhdl/
139 Major changes -- updated to Plasma Version 3 rhoads 6736d 18h /mlite/trunk/vhdl/
132 Changed "GENERIC" string to "DEFAULT" to be Xilinx friendly. rhoads 7216d 17h /mlite/trunk/vhdl/
131 Changed "GENERIC" to "DEFAULT" to be Xilinx friendly. rhoads 7216d 17h /mlite/trunk/vhdl/
129 Added reset_in to sensitivity list rhoads 7235d 17h /mlite/trunk/vhdl/
128 Reset all registers, constants now upper case. rhoads 7354d 04h /mlite/trunk/vhdl/
125 Fixed pc_source_type comment. rhoads 7372d 18h /mlite/trunk/vhdl/
124 Holger Lohn's fix for interrupts when 3-state pipeline enabled. rhoads 7372d 18h /mlite/trunk/vhdl/
123 Uncomment out the Altera portion. Xilinx users may need to re-comment out this section. rhoads 7439d 18h /mlite/trunk/vhdl/
122 Added comment to explain why c_bus isn't delayed but reg_dest is delayed. rhoads 7503d 19h /mlite/trunk/vhdl/
121 Added Matthias Gruenewald's tri-state area-optimized option rhoads 7515d 07h /mlite/trunk/vhdl/
120 Make generics "GENERIC" rhoads 7515d 07h /mlite/trunk/vhdl/
119 Opcodes from count.c rhoads 7553d 18h /mlite/trunk/vhdl/
118 Merged Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7553d 18h /mlite/trunk/vhdl/
117 Part of Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7553d 18h /mlite/trunk/vhdl/
116 Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7553d 18h /mlite/trunk/vhdl/
115 Matthias Grunewald's changes for Xilinx FPGA dual-port RAM. rhoads 7553d 18h /mlite/trunk/vhdl/
114 Matthias Grunewald's changes to get synthesis to work with Synopsys' FPGA Compiler II. rhoads 7553d 18h /mlite/trunk/vhdl/
113 Matthias Grunewald's bug fixes:
Branch and compare instructions didn't interpret immediate as signed.		 rhoads 7553d 18h /mlite/trunk/vhdl/
112 Merged Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7553d 18h /mlite/trunk/vhdl/
108 changed interrupt vector from 0x30 to 0x3c rhoads 7827d 15h /mlite/trunk/vhdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.