OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] [mlite/] [trunk/] [vhdl/] - Rev 69

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 Added a third pipeline stage rhoads 8086d 15h /mlite/trunk/vhdl/
64 Altera rhoads 8094d 20h /mlite/trunk/vhdl/
63 From count.c rhoads 8094d 20h /mlite/trunk/vhdl/
62 updated LPM functions; mem_none->mem_fetch rhoads 8094d 20h /mlite/trunk/vhdl/
61 mem_none -> mem_fetch rhoads 8094d 20h /mlite/trunk/vhdl/
60 reset control rhoads 8094d 20h /mlite/trunk/vhdl/
59 Ascyn reset rhoads 8094d 20h /mlite/trunk/vhdl/
58 Altera rhoads 8094d 20h /mlite/trunk/vhdl/
57 Interface to Altera FPGA rhoads 8094d 20h /mlite/trunk/vhdl/
56 Altera, added byte_sel_reg for tigher timing and avoid possible glitches rhoads 8094d 20h /mlite/trunk/vhdl/
55 Altera rhoads 8094d 20h /mlite/trunk/vhdl/
51 GENERIC rhoads 8105d 15h /mlite/trunk/vhdl/
50 Update prototypes rhoads 8105d 15h /mlite/trunk/vhdl/
49 Fix pause while writting rhoads 8105d 15h /mlite/trunk/vhdl/
48 Altera rhoads 8105d 15h /mlite/trunk/vhdl/
47 Altera rhoads 8112d 16h /mlite/trunk/vhdl/
46 Comments cleanup rhoads 8112d 17h /mlite/trunk/vhdl/
45 Fixed signed 64-bit multiply rhoads 8190d 05h /mlite/trunk/vhdl/
44 Fixed signed 64-bit multiply rhoads 8190d 05h /mlite/trunk/vhdl/
43 Renamed M-lite to Plasma rhoads 8192d 16h /mlite/trunk/vhdl/
41 Changed name to M-lite to avoid trademark issues. rhoads 8224d 21h /mlite/trunk/vhdl/
40 Added comments rhoads 8224d 21h /mlite/trunk/vhdl/
39 Changed name to M-lite to avoid trademark issues. rhoads 8224d 22h /mlite/trunk/vhdl/
25 opcodes target rhoads 8249d 15h /mlite/trunk/vhdl/
24 Disable interrupts upon reset. rhoads 8249d 15h /mlite/trunk/vhdl/
23 Fixed div -x/y. rhoads 8249d 15h /mlite/trunk/vhdl/
19 Changed simili run to 40us. rhoads 8251d 15h /mlite/trunk/vhdl/
18 Fixed "divu $3,$4". "Div $3,$4" still has bug if $3*$4<0. rhoads 8251d 15h /mlite/trunk/vhdl/
17 Fixed "blez $0,target". Made LWL=LW and SWL=SW. Changed tabs to spaces. rhoads 8251d 15h /mlite/trunk/vhdl/
13 Removed reg_bank configuration control rhoads 8255d 15h /mlite/trunk/vhdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.