OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sim/] - Rev 32

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 updated to version 1.4.4.8
see (new!) CHANGELOG.md for more information
zero_gravity 1402d 21h /neorv32/trunk/sim/
30 updated to version 1.4.4.5
see changelog in docs/NEORV32.pdf
zero_gravity 1405d 21h /neorv32/trunk/sim/
28 updated to version v1.4.4.0
see changelog in docs/NEORV32.pdf for more information
zero_gravity 1408d 21h /neorv32/trunk/sim/
27 updated to version 1.4.3.9
see changelog in docs/NEORV32.pdf
zero_gravity 1411d 23h /neorv32/trunk/sim/
25 updated to version 1.4.3.2 zero_gravity 1418d 02h /neorv32/trunk/sim/
23 updated to version 1.4.3.0
see changelog in docs/NEORV32.pdf for more information
zero_gravity 1427d 21h /neorv32/trunk/sim/
22 updated to version 1.4.0.0
see changelog in docs/NEORV32.pdf for more information
zero_gravity 1446d 01h /neorv32/trunk/sim/
20 updated to HW version 1.3.7.0
see docs/NEORV32.pdf for more information
zero_gravity 1460d 21h /neorv32/trunk/sim/
19 updated to version 1.3.6.5
see docs/NEORV32.pdf for more information
zero_gravity 1468d 21h /neorv32/trunk/sim/
18 updated to version 1.3.6.0
see NEORV32.pdf for more information
zero_gravity 1471d 20h /neorv32/trunk/sim/
16 minor edits; buck fixes in PMP
see changelog in NEORV32.pdf for more information
zero_gravity 1475d 23h /neorv32/trunk/sim/
15 updated to HW version 1.3.5.0
see changelog in NEORV32.pdf for more information
zero_gravity 1476d 22h /neorv32/trunk/sim/
14 update to HW version 1.3.0.0
see changelog in NEORV32.pdf for more information
zero_gravity 1481d 03h /neorv32/trunk/sim/
13 updates, optimizations and bug fixes; see changelog in NEORV32.pdf zero_gravity 1484d 20h /neorv32/trunk/sim/
12 Processor version 1.2.0.5 - see changelog in NEORV32.pdf zero_gravity 1486d 02h /neorv32/trunk/sim/
11 new hardware version, see changelog in NEORV32.pdf zero_gravity 1495d 21h /neorv32/trunk/sim/
8 added missing FENCE instruction; added optional Zifencei CPU extension zero_gravity 1499d 20h /neorv32/trunk/sim/
7 removed "mtinst" CSR since it is not ratified yet by the RISC-V specs zero_gravity 1499d 22h /neorv32/trunk/sim/
6 new processor version: 1.0.0.0 -> increased performance; debugged errors; processor now passes risc-v compliance tests; see changelog for more information zero_gravity 1500d 18h /neorv32/trunk/sim/
4 see NEORV32.pdf for changelog zero_gravity 1509d 04h /neorv32/trunk/sim/
3 general updates, see changelog in NEORV32.pdf for more information zero_gravity 1510d 21h /neorv32/trunk/sim/
2 - initial commit zero_gravity 1511d 22h /neorv32/trunk/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.