OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] - Rev 285

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
285 Added checksum byte to vector tx/rx to avoid issues with serial line noise glitching the receiver. Also modified the transmitted to take any generic argument, rather than canned arguments. jshamlet 1166d 06h /open8_urisc/
284 Corrected the vhdl unit name and description for o8_7seg.vhd jshamlet 1279d 17h /open8_urisc/
283 Altered SDLC bitclock check on TX to NOT block when tested by software, but to instead ignore packet write requests if BClk_Okay is low. This allows software to continue checking BClk_Okay in a polling loop. jshamlet 1283d 04h /open8_urisc/
282 Modified the SDLC core transmit states to have consistent naming. jshamlet 1283d 05h /open8_urisc/
281 Added pre-initialization to the dual-port RAM signals. jshamlet 1283d 07h /open8_urisc/
280 Got rid of silly aliases that connected the dual-port memory and the arbitration logic. jshamlet 1283d 08h /open8_urisc/
279 More comment cleanup jshamlet 1284d 05h /open8_urisc/
278 Flattened the SDLC interface to fewer files and eliminated the package file. jshamlet 1284d 23h /open8_urisc/
277 Fixed documentation errors related to flags. The UPP ALU instruction only alters the C flag, not the Z or N flags. This implies that using indexed loads or stores with auto post-increment will potentially alter the C flag. jshamlet 1285d 05h /open8_urisc/
276 More comment fixes jshamlet 1320d 02h /open8_urisc/
275 Fixed a minor comment error. jshamlet 1321d 20h /open8_urisc/
274 Updated comments with more corrections jshamlet 1322d 03h /open8_urisc/
273 Updated comments with corrections jshamlet 1322d 04h /open8_urisc/
272 Updated the HTML documentation to reflect the removed generic. jshamlet 1332d 04h /open8_urisc/
271 Removed deleted generic define. jshamlet 1332d 04h /open8_urisc/
270 Moved CPU internal constants to o8_cpu.vhd and replace the generic that set the RSP direction flag with a constant instead. This removes the need to expose internal architectural flags externally.

Also added a hard-coded version register that takes a major and minor value as bytes using generics. This is a read-only register to the CPU.
jshamlet 1332d 04h /open8_urisc/
269 Modified the write data path to use separate enumerated states rather than reuse the .reg field to improve performance. jshamlet 1334d 17h /open8_urisc/
268 Added a 16-input external interrupt manager and dedicated SPI tx-only transmitter (for use with DACs, etc.). Also updated the soft-DACs with cleaned up HDL. jshamlet 1334d 18h /open8_urisc/
267 Corrected the file description to indicate this is an example package. jshamlet 1334d 18h /open8_urisc/
266 Accidentally uploaded incorrect example file for Open8_cfg.vhd jshamlet 1334d 18h /open8_urisc/
265 Fixed a bug where "reg" wasn't being initialized with Poly_Init at reset. jshamlet 1427d 03h /open8_urisc/
264 Updated comments jshamlet 1437d 00h /open8_urisc/
263 Fixed a very old bug in the CPU core where autoincrements weren't affecting the upper register in the pair, causing it to loop around the lower 256 bytes. This only affected LDX/LDO, as the proper ALU signals were being generated in STO/STX and UPP. Wow, that bug has been in there for AGES.

Also separated the SDLC TX and RX interrupts so that they could be handled separately.
jshamlet 1437d 00h /open8_urisc/
262 Added comments to LCD controllers - specifically that reading either register 0 or 1 will return the ready status. This code was already present, but not mentioned in the register map. jshamlet 1446d 04h /open8_urisc/
261 Increased delay timer to 7 bits for button press detection. jshamlet 1453d 04h /open8_urisc/
260 Added missing comments for Sequential_Interrupts generic, as well as comments explaining portions of the CPU operations. jshamlet 1466d 03h /open8_urisc/
259 Fixed issue where Write_Fault wasn't defaulting to '0' when Write_Protect was set to FALSE,
Added a pulse interval measurement entity,
Fixed comments.
jshamlet 1466d 04h /open8_urisc/
258 Fixed write bug in o8_ltc2355_2p.vhd, added a newer Open8_cfg.vhd, and the sys_tick.vhd utility entity. jshamlet 1467d 02h /open8_urisc/
257 Fixed misnamed signal in o8_7seg.vhd and added a replacement switch interface that handles both static and pushbutton switches. jshamlet 1467d 03h /open8_urisc/
256 Removed unused generic from the status_led.vhd and cleaned up comments on the CPU jshamlet 1467d 04h /open8_urisc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.