OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] - Rev 218

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
218 Update Tools Changelog olivier.girard 2862d 20h /openmsp430/trunk/
217 Update openmsp430-gdb-proxy tool to fix Get Register procedure when using the TI GDB (thanks to Simon Fröhlich for this one). olivier.girard 2862d 20h /openmsp430/trunk/
216 Add new donate picture. olivier.girard 2862d 20h /openmsp430/trunk/
215 Update ChangeLog olivier.girard 3004d 20h /openmsp430/trunk/
214 Fix multiwindow environment issue & close window with 'X'. Thanks to Fabian Mauroner for this one olivier.girard 3004d 21h /openmsp430/trunk/
213 Update ChangeLogs olivier.girard 3121d 06h /openmsp430/trunk/
212 Update all FPGA project examples to support both MSPGCC and TI/RedHat GCC toolchains. olivier.girard 3121d 06h /openmsp430/trunk/
211 Add custom printf function to reduce program memory footprint (the TI/RH GCC version is huge). Note that this function was created by DJ Delorie ( http://www.delorie.com/ ) olivier.girard 3121d 06h /openmsp430/trunk/
210 Add support for both MSPGCC and TI/RH-GCC toolchains. Add detection of debug ports for OS-X. olivier.girard 3121d 07h /openmsp430/trunk/
209 Update ChangeLogs olivier.girard 3148d 20h /openmsp430/trunk/
208 Update tools to run with latest CPU core version. olivier.girard 3148d 20h /openmsp430/trunk/
207 Simulation now works seamlessly under Linux, OS-X and Windows (Cygwin) olivier.girard 3148d 20h /openmsp430/trunk/
206 Update ChangeLog olivier.girard 3245d 20h /openmsp430/trunk/
205 Thanks again to Johan W. good feedback, the following updates are implemented:
- Change code to fix delta cycle issues on some simulators in mixed VHDL/Verilog environment.
- Update oscillators enable generation to relax a critical timing paths in the ASIC version.
- Add option to scan fix inverted clocks in the ASIC version (disabled by default as this is supported by most tools).		 olivier.girard 3245d 20h /openmsp430/trunk/
204 Fix DMA interface RTL merge problem (defines got wrong values). Fix CDC issue with the timerA (thanks to Johan for catching that). olivier.girard 3252d 20h /openmsp430/trunk/
203 Update ChangeLog olivier.girard 3259d 19h /openmsp430/trunk/
202 Add DMA interface support + LINT cleanup olivier.girard 3259d 20h /openmsp430/trunk/
201 Update ChangeLog olivier.girard 3420d 19h /openmsp430/trunk/
200 Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains. olivier.girard 3420d 19h /openmsp430/trunk/
199 Update ChangeLog olivier.girard 3526d 21h /openmsp430/trunk/
198 Update GDB-Proxy to support new GCC/GDB compiler version from RedHat/TI olivier.girard 3526d 21h /openmsp430/trunk/
197 Fixed bug on the write strobe of the baudrate hi configuration register. olivier.girard 3777d 20h /openmsp430/trunk/
196 Update ChangeLog olivier.girard 3820d 19h /openmsp430/trunk/
195 Update HTML documentation with configurable number of IRQ option. olivier.girard 3820d 19h /openmsp430/trunk/
194 Update PDF and ODT documentation. olivier.girard 3820d 20h /openmsp430/trunk/
193 Update FPGA projects with latest core RTL changes. olivier.girard 3820d 20h /openmsp430/trunk/
192 Number of supported IRQs is now configurable to 14 (default), 30 or 62. olivier.girard 3820d 21h /openmsp430/trunk/
191 Update ChangeLog olivier.girard 3960d 20h /openmsp430/trunk/
190 Remove dummy memory read access for CMP and BIT instructions. olivier.girard 3960d 20h /openmsp430/trunk/
189 Update ChangeLog olivier.girard 3972d 20h /openmsp430/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.