OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] - Rev 62

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
62 Add Xilinx synthesis environment for size&speed analysis. olivier.girard 5228d 02h /openmsp430/trunk/
61 Update openMSP430 rtl. olivier.girard 5238d 14h /openmsp430/trunk/
60 Cleanup of the PC (R0) generation logic.
Formal equivalence was shown between the new and old code with Synopsys' Formality (to make sure that nothing has been broken :-P ).		 olivier.girard 5238d 15h /openmsp430/trunk/
59 Update the FPGA projects with the latest core design updates. olivier.girard 5240d 13h /openmsp430/trunk/
58 Update the debug hardware breakpoint verification patterns to reflect the latest design updates. olivier.girard 5240d 13h /openmsp430/trunk/
57 Update design to exclude the range mode from the debug hardware breakpoint units. As this feature is not used by GDB, it has been disabled in order to improve the timings and save a bit of area/utilisation.
Note that if required, this feature can be re-enabled through the `HWBRK_RANGE define located in the "openMSP430_defines.v" file.		 olivier.girard 5240d 13h /openmsp430/trunk/
56 Update Design Compiler Synthesis scripts. olivier.girard 5244d 20h /openmsp430/trunk/
55 Add a "sandbox" test pattern to play around with the simulation :-P olivier.girard 5245d 15h /openmsp430/trunk/
54 Update FPGA projects with the combinatorial loop fixed. olivier.girard 5245d 18h /openmsp430/trunk/
53 Fixed the following combinatorial timing loop:
1- irq_detect (omsp_frontend)
2- decode (omsp_frontend)
3- dbg_swbrk (omsp_dbg)
4- halt_flag_set (omsp_dbg)
6- dbg_halt_cmd (omsp_dbg)
7- irq_detect (omsp_frontend)

Without this fix, problem could occur whenever an IRQ request arrives during a software breakpoint instruction fetch.		 olivier.girard 5245d 18h /openmsp430/trunk/
52 Re-add pdf documentation. olivier.girard 5250d 14h /openmsp430/trunk/
51 Re-add open-office documentation. olivier.girard 5250d 14h /openmsp430/trunk/
50 Re-add html documentation. olivier.girard 5250d 14h /openmsp430/trunk/
49 Temporar documentation removal because of broken SVN update. olivier.girard 5250d 14h /openmsp430/trunk/
48 Re-add html documentation. olivier.girard 5250d 14h /openmsp430/trunk/
47 Temporar documentation removal because of broken SVN update. olivier.girard 5250d 14h /openmsp430/trunk/
46 Re-add html documentation. olivier.girard 5250d 14h /openmsp430/trunk/
45 Temporar documentation removal because of broken SVN update. olivier.girard 5250d 14h /openmsp430/trunk/
44 Update documentation with the "Integration and Connectivity" section. olivier.girard 5250d 15h /openmsp430/trunk/
43 Re-add documentation (earlier pdf was broken). olivier.girard 5274d 14h /openmsp430/trunk/
42 olivier.girard 5274d 14h /openmsp430/trunk/
41 Update bitstream & SVN ignore patterns. olivier.girard 5274d 14h /openmsp430/trunk/
40 Minor updates. olivier.girard 5274d 15h /openmsp430/trunk/
39 Update FPGA projects with new openMSP430 core. olivier.girard 5274d 15h /openmsp430/trunk/
38 Remove old core version. olivier.girard 5274d 15h /openmsp430/trunk/
37 olivier.girard 5274d 15h /openmsp430/trunk/
36 Remove old core version. olivier.girard 5274d 16h /openmsp430/trunk/
35 Update documentation to reflect the latest Verilog changes. olivier.girard 5274d 16h /openmsp430/trunk/
34 To avoid potential conflicts with other Verilog modules in bigger projects, the openMSP430 sub-modules have all been renamed with the "omsp_" prefix. olivier.girard 5274d 17h /openmsp430/trunk/
33 In order to avoid confusion, the following changes have been implemented to the Verilog code:
- renamed the "rom_*" ports and defines to "pmem_*" (program memory).
- renamed the "ram_*" ports and defines to "dmem_*" (data memory).

In addition, in order to prevent potential conflicts with the Verilog defines of other IPs, a Verilog undefine file has been created.		 olivier.girard 5274d 18h /openmsp430/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.