OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 114

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5129d 16h /openrisc/
113 Updates to exception handling for l.add and l.div jeremybennett 5130d 15h /openrisc/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5130d 15h /openrisc/
111 Changed conditionals for Verilator to "verilator" instead of "VERILATOR". jeremybennett 5130d 20h /openrisc/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5131d 17h /openrisc/
109 or_debug_proxy does signals with signals, just ignores signals julius 5132d 01h /openrisc/
108 Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, l.addic, l.div and l.divu. jeremybennett 5133d 15h /openrisc/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5133d 16h /openrisc/
106 Removing old tests, pending addition of new ones. jeremybennett 5133d 16h /openrisc/
105 Tagging the 0.4.0rc1 candidate release of Or1ksim jeremybennett 5136d 23h /openrisc/
104 Candidate release 0.4.0rc4 jeremybennett 5136d 23h /openrisc/
103 Updated to clarify lf.madd.d and lf.madd.s opcodes. jeremybennett 5137d 19h /openrisc/
102 added linux-2.6.34 and uClibc-0.9.31 patch file marcus.erlandsson 5144d 02h /openrisc/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5145d 17h /openrisc/
100 Single precision FPU stuff for or1ksim julius 5145d 19h /openrisc/
99 Bug in test evaluation for library fixed. jeremybennett 5150d 17h /openrisc/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5151d 18h /openrisc/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5166d 00h /openrisc/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5167d 02h /openrisc/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.
jeremybennett 5168d 18h /openrisc/
94 Finally added byte reading to or_debug_proxy julius 5171d 13h /openrisc/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5172d 16h /openrisc/
92 Initial version of documents to capture additional information, particularly about the OpenRISC 1200 version 2. jeremybennett 5173d 16h /openrisc/
91 Tidy up of some obsolete configuration code. jeremybennett 5179d 15h /openrisc/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5179d 16h /openrisc/
89 Tidy up for latest bug fixes. jeremybennett 5179d 23h /openrisc/
88 Fix to bug 1710. jeremybennett 5179d 23h /openrisc/
87 Typo fixed. jeremybennett 5179d 23h /openrisc/
86 Bug 1723 fixed (PS2 keyboard error message clarification). jeremybennett 5179d 23h /openrisc/
85 Bug 1773 (RSP usage with ELF image preloaded) fixed. jeremybennett 5180d 00h /openrisc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.