OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 282

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
282 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5095d 21h /openrisc/
281 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5095d 21h /openrisc/
280 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5095d 22h /openrisc/
279 Baseline GCC 4.5.1 port for the OpenRISC 1000. jeremybennett 5095d 22h /openrisc/
278 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 02h /openrisc/
277 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 02h /openrisc/
276 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 02h /openrisc/
275 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 02h /openrisc/
274 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 02h /openrisc/
273 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 02h /openrisc/
272 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 02h /openrisc/
271 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 02h /openrisc/
270 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 02h /openrisc/
269 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 02h /openrisc/
268 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 02h /openrisc/
267 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 02h /openrisc/
266 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 03h /openrisc/
265 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 03h /openrisc/
264 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 03h /openrisc/
263 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5096d 03h /openrisc/
262 Baseline port of GCC 4.5.1 for OpenRISC 1000. jeremybennett 5096d 04h /openrisc/
261 Linux patch update - all ioremap calls now default with cache inhibit julius 5097d 16h /openrisc/
260 Fixed `define in FPU that didnt need to be there julius 5097d 17h /openrisc/
259 Fixing or1200_defines FPU module selection defines - They are no longer needed julius 5099d 13h /openrisc/
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5099d 13h /openrisc/
257 Changed or1200 supplementary manual from referring or or1200v2 to be just for the or1200 in general julius 5099d 23h /openrisc/
256 Linux patch update - disabled SCET driver by default julius 5100d 18h /openrisc/
255 Linux patch update with USB host data cache issue solved, file formatting fixed julius 5102d 20h /openrisc/
254 Update of Linux patch with USB driver, rename of its or1ksim config file julius 5103d 13h /openrisc/
253 No need to define PROTOTYPES, now DWARF 2 debugging is the default. jeremybennett 5104d 00h /openrisc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.