OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 462

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 4910d 08h /openrisc/
461 Updated to be much stricter about usage. jeremybennett 4912d 04h /openrisc/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4912d 05h /openrisc/
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4912d 11h /openrisc/
458 or1ksim testsuite updates julius 4913d 09h /openrisc/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4922d 00h /openrisc/
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 4922d 01h /openrisc/
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4926d 03h /openrisc/
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4928d 05h /openrisc/
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4928d 16h /openrisc/
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4929d 00h /openrisc/
451 More tidying up. jeremybennett 4932d 20h /openrisc/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4932d 23h /openrisc/
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.		 julius 4934d 20h /openrisc/
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 4935d 06h /openrisc/
447 Updates to register order. jeremybennett 4936d 00h /openrisc/
446 gdb-7.2 gdbserver updates. julius 4936d 18h /openrisc/
445 gdbserver update to use kernel port ptrace register definitions. julius 4937d 15h /openrisc/
444 Changes to ABI handling of varargs. jeremybennett 4938d 00h /openrisc/
443 Work in progress on more efficient Ethernet. jeremybennett 4938d 04h /openrisc/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4938d 18h /openrisc/
441 Changes for gdbserver. jeremybennett 4939d 01h /openrisc/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4939d 19h /openrisc/
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 4942d 00h /openrisc/
438 Fix to newlib header and library locations. jeremybennett 4945d 00h /openrisc/
437 Or1ksim - ethernet peripheral update, working much better. julius 4947d 14h /openrisc/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4948d 14h /openrisc/
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.		 julius 4948d 15h /openrisc/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4951d 20h /openrisc/
433 New single program interrupt test programs. jeremybennett 4952d 23h /openrisc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.