OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 472

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
472 Various changes which improve the quality of the tracing. jeremybennett 4904d 08h /openrisc/
471 Adding ucos-ii port. julius 4906d 11h /openrisc/
470 ORPSoC OR1200 crt0 updates. julius 4907d 06h /openrisc/
469 newlib update - added zeroing of r0 to crt0.S julius 4908d 07h /openrisc/
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI		 julius 4908d 08h /openrisc/
467 ORPmon - bug fixes and clean up. julius 4909d 05h /openrisc/
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README		 julius 4909d 11h /openrisc/
465 ORPSoC SPI flash load Makefile and README updates. julius 4910d 01h /openrisc/
464 More ORPmon updates. julius 4910d 02h /openrisc/
463 ORPmon update julius 4910d 05h /openrisc/
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 4910d 10h /openrisc/
461 Updated to be much stricter about usage. jeremybennett 4912d 05h /openrisc/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4912d 06h /openrisc/
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4912d 13h /openrisc/
458 or1ksim testsuite updates julius 4913d 11h /openrisc/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4922d 01h /openrisc/
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 4922d 02h /openrisc/
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4926d 04h /openrisc/
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4928d 06h /openrisc/
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4928d 17h /openrisc/
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4929d 01h /openrisc/
451 More tidying up. jeremybennett 4932d 21h /openrisc/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4933d 01h /openrisc/
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.		 julius 4934d 22h /openrisc/
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 4935d 08h /openrisc/
447 Updates to register order. jeremybennett 4936d 01h /openrisc/
446 gdb-7.2 gdbserver updates. julius 4936d 20h /openrisc/
445 gdbserver update to use kernel port ptrace register definitions. julius 4937d 17h /openrisc/
444 Changes to ABI handling of varargs. jeremybennett 4938d 02h /openrisc/
443 Work in progress on more efficient Ethernet. jeremybennett 4938d 05h /openrisc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.