OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 529

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
529 or_debug_proxy updates julius 4801d 21h /openrisc/
528 ORPSoC SPI flash programming link script bug fix julius 4803d 08h /openrisc/
527 newlib-1.18.0 port update, name of support library header now or1k-support.h julius 4803d 22h /openrisc/
526 uC/OS-II port fix for user interrupt handler julius 4804d 05h /openrisc/
525 uC/OS-II port fix: account for redzone during task stack initialisation julius 4804d 05h /openrisc/
524 Various tidy ups to GDB and updates to the simulation boards for the latest GCC. jeremybennett 4809d 01h /openrisc/
523 Changes to -mnewlib is no longer needed with the or32-elf tool chain. jeremybennett 4810d 03h /openrisc/
522 Miscellaneous tidy ups. jeremybennett 4811d 08h /openrisc/
521 Tagging the 1.0rc1 release of binutils 2.20.1 for the OpenRISC 1000 julius 4813d 03h /openrisc/
520 Tagging the 1.0rc2 candidate release of Newlib 1.18.0 for the OpenRISC 1000 julius 4814d 00h /openrisc/
519 Tagging the 1.0rc4 candidate release of GCC 4.5.1 julius 4814d 01h /openrisc/
518 Missing parts of checkin from revision 515. Version now 1.0rc4. julius 4814d 01h /openrisc/
517 newlib updates with or1k support functions, libgloss cleanup julius 4814d 18h /openrisc/
516 Tagging the 1.0rc3 release of GCC 4.5.1 for the OpenRISC 1000 jeremybennett 4815d 01h /openrisc/
515 Minor synch with recent changes by Joern. jeremybennett 4815d 01h /openrisc/
514 Changes for version 1.0rc3 for OpenRISC 1000. Various bugs and tests fixed. jeremybennett 4815d 04h /openrisc/
513 Tagging the 1.0rc3 release of GDB 7.2 for the OpenRISC 1000 jeremybennett 4815d 07h /openrisc/
512 Updates for release 1.0rc3 for the OpenRISC 1000. jeremybennett 4815d 07h /openrisc/
511 Tagging the 0.5.1rc1 release of Or1ksim jeremybennett 4816d 06h /openrisc/
510 Updates for release 0.5.1rc1. jeremybennett 4816d 06h /openrisc/
509 Tagging the 0.5.0rc3 release of Or1ksim jeremybennett 4816d 07h /openrisc/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4817d 06h /openrisc/
507 Newlib libgloss board support update. Corresponding GCC port changes to support it. julius 4823d 03h /openrisc/
506 ORPSoC or1200 interrupt and syscall generation test julius 4824d 02h /openrisc/
505 OR1200 overflow detection fixup

SPIflash program update

or1200 driver library timer improvement		 julius 4824d 03h /openrisc/
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 4840d 22h /openrisc/
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4841d 18h /openrisc/
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default		 julius 4843d 23h /openrisc/
501 ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default		 julius 4844d 23h /openrisc/
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified		 julius 4845d 02h /openrisc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.