OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 675

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
675 FreeRTOSV6.1.1
Source cleanup
Add redzone beyond the stack pointer		 filepang 4539d 04h /openrisc/
674 or1200: Fix for Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled julius 4542d 17h /openrisc/
673 Multiple 64-bit fixes (mostly sign and size of constants). Fix bug #1. yannv 4575d 13h /openrisc/
672 ORPSoC: Fix Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled

OR1200 RTL fix and software test added.		 julius 4579d 04h /openrisc/
671 ORPSoC: Fix for Bug 75 - or1200-except and or1200-ticksyscall regression tests failing due to change in memory model julius 4579d 04h /openrisc/
670 Changing bugurl as we have bugzilla now olof 4579d 08h /openrisc/
669 FreeRTOSV6.1.1
source cleanup, delete uncecessary code		 filepang 4582d 13h /openrisc/
668 FreeRTOSV6.1.1
add missing 'make clean' in make script		 filepang 4583d 04h /openrisc/
667 Corrected ITLB/DTLB values according to the arch spec.
This partially fixes bug #58		 olof 4584d 09h /openrisc/
666 FreeRTOSV6.1.1
minimal set of standard demo task is working		 filepang 4585d 12h /openrisc/
665 FreeRTOSV6.1.1
fix context save/restore stack size bug
remove unnecessary line		 filepang 4585d 12h /openrisc/
664 FreeRTOSV6.1.1
modify processor abstraction layer.
now,all tasks are running in supervisor mode		 filepang 4585d 12h /openrisc/
663 Fix compatibility problems with GCC 4.6.1. Fix a bug with hardware floating point in GCC. jeremybennett 4589d 07h /openrisc/
662 minor corrections to clean simulation files paknick 4605d 09h /openrisc/
661 added makefile for icarus simulation paknick 4605d 09h /openrisc/
660 updated makefiles for simulation with altera ordb2a-ep4ce22 paknick 4605d 12h /openrisc/
659 Fixed longjmp hal implementation skrzyp 4607d 16h /openrisc/
658 example configuration uses RAM startup skrzyp 4625d 14h /openrisc/
657 test generation fixed skrzyp 4625d 15h /openrisc/
656 orpsoc: cfi_ctrl software driver fix to allow compilation when it's not used julius 4630d 06h /openrisc/
655 ORPSoC: add CFI flash controller to ml501, sw driver, tests, app, documentation julius 4630d 06h /openrisc/
654 added eCos-3.0 port skrzyp 4631d 11h /openrisc/
653 Make gdb link to or1ksim's libsim last, so wrapper works yannv 4638d 13h /openrisc/
652 Fix make compile.tcl for actel backend yannv 4638d 13h /openrisc/
651 ORPSoC: The ability to use a free/gimped version of Modelsim was restricted to
the reference build's scripts. This patch adds support for it to the
scripts for the board builds as well.

Signed-off-by: Julius Baxter <julius at opencores.org>
acked-by: Stefan Kristiansson <stefan.kristiansson at saunalahti.fi>		 julius 4643d 08h /openrisc/
650 ORPSoC: documentation update to fix explanation of Xilinx environment setup, add section for Atlys board, various cleanups julius 4644d 06h /openrisc/
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler		 filepang 4660d 11h /openrisc/
648 docs: OR1K architecture now labeled as revision 0 in draft spec julius 4663d 07h /openrisc/
647 or1200: update documentation to go with recent rtl commits julius 4663d 07h /openrisc/
646 Support ORSoC FT4232 board by using second JTAG; should make a command line option. yannv 4666d 17h /openrisc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.