OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] - Rev 148

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
148 The port of newlib for OpenRISC. This version just works with Or1ksim. There is code for a UART based version, but that needs some more work.

This allows GCC to be tested using Or1ksim.		 jeremybennett 5162d 21h /openrisc/
147 Integration of Or1ksim as a GDB simulator. jeremybennett 5162d 22h /openrisc/
146 Restructured Or1k implementation. Now works without frame pointer, using unified code approach. jeremybennett 5162d 22h /openrisc/
145 Fixed bug in data structure initialization. jeremybennett 5162d 22h /openrisc/
144 Missing file to fix bug 1797. jeremybennett 5163d 00h /openrisc/
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5163d 02h /openrisc/
142 added OpenRISC version rel3 marcus.erlandsson 5163d 05h /openrisc/
141 added OpenRISC version rel3 marcus.erlandsson 5163d 05h /openrisc/
140 Changes to ORPMon, probably broke flash loading, improved TFTP julius 5164d 05h /openrisc/
139 added rel3 info in tags-directory, to avoid misunderstanding marcus.erlandsson 5165d 03h /openrisc/
138 fixed check-in mistake (remove additional directory level) marcus.erlandsson 5165d 03h /openrisc/
137 Release-2 of the OR1200 processor, latest version is always located in trunk-directory marcus.erlandsson 5165d 05h /openrisc/
136 Adding crossbild script, updating MOF install script to use or1ksim-0.4.0 julius 5166d 01h /openrisc/
135 Tagging the 0.4.0 stable release of Or1ksim jeremybennett 5171d 06h /openrisc/
134 Updates for stable release 0.4.0 jeremybennett 5171d 06h /openrisc/
133 Patches for floating point support jeremybennett 5175d 02h /openrisc/
132 This fixes files formatted with DOS line endings (something that should be sorted out outside SVN). jeremybennett 5175d 02h /openrisc/
131 This brings the OpenRISC repository for GDB 6.8 into line with the patched
tool which is distributed. Missing Makefile.in and configure files are added.		 jeremybennett 5175d 02h /openrisc/
130 Updating uclibc patch julius 5176d 05h /openrisc/
129 Previous commit was before saving file. jeremybennett 5177d 01h /openrisc/
128 Tagging the 0.4.0rc2 candidate release of Or1ksim jeremybennett 5177d 01h /openrisc/
127 New config option to allow l.xori with unsigned operand. jeremybennett 5177d 02h /openrisc/
126 More explanation of l.xori. jeremybennett 5177d 02h /openrisc/
125 Update to specification of l.xori. jeremybennett 5177d 09h /openrisc/
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5177d 22h /openrisc/
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5178d 02h /openrisc/
122 Added l.ror and l.rori with associated tests. jeremybennett 5178d 22h /openrisc/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5178d 22h /openrisc/
120 Documents exception generation by l.jalr and l.jr jeremybennett 5178d 22h /openrisc/
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5179d 10h /openrisc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.