OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 478

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
478 ORPSoC update - ml501 or1200 cache configuration set to maximum, some cleanups. julius 4901d 06h /openrisc/trunk/
477 ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts.
Changed cache sizes of both instruction and data cache of reference design to 4kB each.
julius 4901d 15h /openrisc/trunk/
476 ORPSoC updates. Added 16kB cache options to OR1200, now as default on reference design. Cleaned up simulation Makefile more. julius 4902d 08h /openrisc/trunk/
475 ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0. julius 4902d 10h /openrisc/trunk/
474 uC/OS-II port linker flags updated. julius 4902d 16h /openrisc/trunk/
473 Fix typos in tool chain build script. Add build script for BusyBox/uClibc/Linux. Delete obsolete scripts, improve board description for test, add -pthread flag to GCC for Linux. jeremybennett 4903d 11h /openrisc/trunk/
472 Various changes which improve the quality of the tracing. jeremybennett 4903d 12h /openrisc/trunk/
471 Adding ucos-ii port. julius 4905d 15h /openrisc/trunk/
470 ORPSoC OR1200 crt0 updates. julius 4906d 10h /openrisc/trunk/
469 newlib update - added zeroing of r0 to crt0.S julius 4907d 11h /openrisc/trunk/
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI
julius 4907d 11h /openrisc/trunk/
467 ORPmon - bug fixes and clean up. julius 4908d 09h /openrisc/trunk/
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README
julius 4908d 15h /openrisc/trunk/
465 ORPSoC SPI flash load Makefile and README updates. julius 4909d 05h /openrisc/trunk/
464 More ORPmon updates. julius 4909d 06h /openrisc/trunk/
463 ORPmon update julius 4909d 08h /openrisc/trunk/
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.
julius 4909d 14h /openrisc/trunk/
461 Updated to be much stricter about usage. jeremybennett 4911d 09h /openrisc/trunk/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4911d 10h /openrisc/trunk/
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4911d 16h /openrisc/trunk/
458 or1ksim testsuite updates julius 4912d 15h /openrisc/trunk/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4921d 05h /openrisc/trunk/
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 4921d 06h /openrisc/trunk/
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4925d 08h /openrisc/trunk/
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4927d 10h /openrisc/trunk/
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4927d 21h /openrisc/trunk/
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4928d 05h /openrisc/trunk/
451 More tidying up. jeremybennett 4932d 01h /openrisc/trunk/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4932d 05h /openrisc/trunk/
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.
julius 4934d 01h /openrisc/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.