OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 535

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
535 ORPSoC - adding sw tests for l.rfe julius 4862d 15h /openrisc/trunk/
534 Some ABI updates (64-bit values in 32-bit registers, FP optional) yannv 4866d 21h /openrisc/trunk/
533 First draft of 2011 review of OR1K architecture specification. yannv 4867d 01h /openrisc/trunk/
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 4867d 15h /openrisc/trunk/
531 Quick fix to frame analysis bug which returned invalid frame ID at startup. jeremybennett 4867d 23h /openrisc/trunk/
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE
julius 4870d 00h /openrisc/trunk/
529 or_debug_proxy updates julius 4873d 13h /openrisc/trunk/
528 ORPSoC SPI flash programming link script bug fix julius 4875d 00h /openrisc/trunk/
527 newlib-1.18.0 port update, name of support library header now or1k-support.h julius 4875d 14h /openrisc/trunk/
526 uC/OS-II port fix for user interrupt handler julius 4875d 21h /openrisc/trunk/
525 uC/OS-II port fix: account for redzone during task stack initialisation julius 4875d 22h /openrisc/trunk/
524 Various tidy ups to GDB and updates to the simulation boards for the latest GCC. jeremybennett 4880d 17h /openrisc/trunk/
523 Changes to -mnewlib is no longer needed with the or32-elf tool chain. jeremybennett 4881d 19h /openrisc/trunk/
522 Miscellaneous tidy ups. jeremybennett 4883d 00h /openrisc/trunk/
518 Missing parts of checkin from revision 515. Version now 1.0rc4. julius 4885d 17h /openrisc/trunk/
517 newlib updates with or1k support functions, libgloss cleanup julius 4886d 11h /openrisc/trunk/
515 Minor synch with recent changes by Joern. jeremybennett 4886d 17h /openrisc/trunk/
514 Changes for version 1.0rc3 for OpenRISC 1000. Various bugs and tests fixed. jeremybennett 4886d 20h /openrisc/trunk/
512 Updates for release 1.0rc3 for the OpenRISC 1000. jeremybennett 4886d 23h /openrisc/trunk/
510 Updates for release 0.5.1rc1. jeremybennett 4887d 23h /openrisc/trunk/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4888d 22h /openrisc/trunk/
507 Newlib libgloss board support update. Corresponding GCC port changes to support it. julius 4894d 19h /openrisc/trunk/
506 ORPSoC or1200 interrupt and syscall generation test julius 4895d 18h /openrisc/trunk/
505 OR1200 overflow detection fixup

SPIflash program update

or1200 driver library timer improvement
julius 4895d 19h /openrisc/trunk/
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 4912d 15h /openrisc/trunk/
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4913d 11h /openrisc/trunk/
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default
julius 4915d 15h /openrisc/trunk/
501 ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default
julius 4916d 15h /openrisc/trunk/
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified
julius 4916d 18h /openrisc/trunk/
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 4917d 11h /openrisc/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.