OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 662

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
662 minor corrections to clean simulation files paknick 4595d 19h /openrisc/trunk/
661 added makefile for icarus simulation paknick 4595d 19h /openrisc/trunk/
660 updated makefiles for simulation with altera ordb2a-ep4ce22 paknick 4595d 21h /openrisc/trunk/
659 Fixed longjmp hal implementation skrzyp 4598d 02h /openrisc/trunk/
658 example configuration uses RAM startup skrzyp 4615d 23h /openrisc/trunk/
657 test generation fixed skrzyp 4616d 01h /openrisc/trunk/
656 orpsoc: cfi_ctrl software driver fix to allow compilation when it's not used julius 4620d 16h /openrisc/trunk/
655 ORPSoC: add CFI flash controller to ml501, sw driver, tests, app, documentation julius 4620d 16h /openrisc/trunk/
654 added eCos-3.0 port skrzyp 4621d 20h /openrisc/trunk/
653 Make gdb link to or1ksim's libsim last, so wrapper works yannv 4628d 22h /openrisc/trunk/
652 Fix make compile.tcl for actel backend yannv 4628d 23h /openrisc/trunk/
651 ORPSoC: The ability to use a free/gimped version of Modelsim was restricted to
the reference build's scripts. This patch adds support for it to the
scripts for the board builds as well.

Signed-off-by: Julius Baxter <julius at opencores.org>
acked-by: Stefan Kristiansson <stefan.kristiansson at saunalahti.fi>
julius 4633d 18h /openrisc/trunk/
650 ORPSoC: documentation update to fix explanation of Xilinx environment setup, add section for Atlys board, various cleanups julius 4634d 15h /openrisc/trunk/
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler
filepang 4650d 21h /openrisc/trunk/
648 docs: OR1K architecture now labeled as revision 0 in draft spec julius 4653d 16h /openrisc/trunk/
647 or1200: update documentation to go with recent rtl commits julius 4653d 17h /openrisc/trunk/
646 Support ORSoC FT4232 board by using second JTAG; should make a command line option. yannv 4657d 03h /openrisc/trunk/
645 or1200: Specification document source now in asciidoc format. ODT and MS Word format documents deprecated, PDF regenerated julius 4671d 16h /openrisc/trunk/
644 or1200: the infamous l.rfe fix, and bug fix for when multiply is disabled julius 4671d 17h /openrisc/trunk/
643 or1200: new ALU comparision implementation option, TLB invalidate register indicated as not present, multiply overflow detection bug fix julius 4671d 17h /openrisc/trunk/
642 or1200: add carry, overflow bits, and range exception julius 4671d 17h /openrisc/trunk/
641 or1200: fix serial multiply/divide bug julius 4671d 17h /openrisc/trunk/
640 or1200: add l.ext instructions, fix a MAC bug julius 4671d 17h /openrisc/trunk/
639 or1200: or1200_dpram.v change task set_gpr to function julius 4671d 18h /openrisc/trunk/
638 orpsoc: xilinx: use XILINX env variable

instead of rely on custom environment variables,
use the XILINX variable and instruct the user how to
source the scripts that set it.

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4675d 09h /openrisc/trunk/
637 porint parallel port(gpio) management task filepang 4677d 22h /openrisc/trunk/
636 porting serial port management task, interrupt hander filepang 4677d 22h /openrisc/trunk/
635 Patch for http://bugzilla.opencores.org/show_bug.cgi?id=69.

* config/or32/linux-elf.h <TARGET_OS_CPP_BUILTINS>: Defined, based
on LINUX_TARGET_OS_CPP_BUILTINS copied from linux.h.
jeremybennett 4679d 01h /openrisc/trunk/
634 orpsoc: atlys: autoregenerate coregen cores

Instead of keeping binary .ngc files of the coregen
generated cores, use coregen to generate them from the .xco
and .cgp file
stekern 4680d 09h /openrisc/trunk/
633 orpsoc: add Digilent Atlys spartan6 board README

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4680d 09h /openrisc/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.