OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] - Rev 342

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
342 Various files regenerated as part of RC1 creation. jeremybennett 5059d 10h /openrisc/trunk/
339 Updates for GDB 7.2 for OpenRISC version 1.0 release candidate 1. OpenRISC
documentation subsumes the old separate OpenRISC document.		 jeremybennett 5059d 15h /openrisc/trunk/
336 Corrected for 4.5.1-or32-1.0rc1 jeremybennett 5060d 09h /openrisc/trunk/
335 Updated version number to 4.5.1-or32-1.0. jeremybennett 5060d 09h /openrisc/trunk/
334 Record changes to the documentation and option handling. jeremybennett 5060d 09h /openrisc/trunk/
333 Fix the default option (to use -mhard-mul). Update the documentation for
OpenRISC.		 jeremybennett 5060d 09h /openrisc/trunk/
332 Provide support for nested functions. Tidy up board specification.

* config/or32/or32-protos.c <or32_trampoline_code_size>: Added.
* config/or32/or32.c <OR32_MOVHI, OR32_ORI, OR32_LWZ, OR32_JR>:
New macros added.
(or32_emit_mode, or32_emit_binary, or32_force_binary)
(or32_trampoline_code_size, or32_trampoline_init): Created.
(or32_output_bf): Tabbing fixed.
<TARGET_TRAMPOLINE_INIT>: Definition added.
* config/or32/or32.h <STATIC_CHAIN_REGNUM>: Uses R11.
<TRAMPOLINE_SIZE>: redefined.
<TRAMPOLINE_ENVIRONMENT>: Added definition.		 jeremybennett 5061d 08h /openrisc/trunk/
331 Updated for GDB 7.2 and GCC 4.5.1 (which needs target-libgcc). jeremybennett 5061d 17h /openrisc/trunk/
330 Baseline port of GDB 7.2 for OpenRISC 1000 jeremybennett 5062d 03h /openrisc/trunk/
329 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
328 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
327 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
326 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
325 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
324 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
323 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
322 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
321 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
320 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
319 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
318 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
317 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
316 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
315 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
314 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
313 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
312 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
311 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 04h /openrisc/trunk/
310 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 08h /openrisc/trunk/
309 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5062d 08h /openrisc/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.