OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5177d 04h /openrisc/trunk/
120 Documents exception generation by l.jalr and l.jr jeremybennett 5177d 04h /openrisc/trunk/
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5177d 15h /openrisc/trunk/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5178d 00h /openrisc/trunk/
117 Updates on l.ff1, l.fl1 and l.maci. jeremybennett 5180d 03h /openrisc/trunk/
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5180d 04h /openrisc/trunk/
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5181d 03h /openrisc/trunk/
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5181d 04h /openrisc/trunk/
113 Updates to exception handling for l.add and l.div jeremybennett 5182d 03h /openrisc/trunk/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5182d 03h /openrisc/trunk/
111 Changed conditionals for Verilator to "verilator" instead of "VERILATOR". jeremybennett 5182d 08h /openrisc/trunk/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5183d 05h /openrisc/trunk/
109 or_debug_proxy does signals with signals, just ignores signals julius 5183d 13h /openrisc/trunk/
108 Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, l.addic, l.div and l.divu. jeremybennett 5185d 03h /openrisc/trunk/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5185d 04h /openrisc/trunk/
106 Removing old tests, pending addition of new ones. jeremybennett 5185d 04h /openrisc/trunk/
104 Candidate release 0.4.0rc4 jeremybennett 5188d 11h /openrisc/trunk/
103 Updated to clarify lf.madd.d and lf.madd.s opcodes. jeremybennett 5189d 07h /openrisc/trunk/
102 added linux-2.6.34 and uClibc-0.9.31 patch file marcus.erlandsson 5195d 15h /openrisc/trunk/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5197d 05h /openrisc/trunk/
100 Single precision FPU stuff for or1ksim julius 5197d 07h /openrisc/trunk/
99 Bug in test evaluation for library fixed. jeremybennett 5202d 05h /openrisc/trunk/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5203d 06h /openrisc/trunk/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5217d 12h /openrisc/trunk/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5218d 14h /openrisc/trunk/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.
jeremybennett 5220d 06h /openrisc/trunk/
94 Finally added byte reading to or_debug_proxy julius 5223d 02h /openrisc/trunk/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5224d 04h /openrisc/trunk/
92 Initial version of documents to capture additional information, particularly about the OpenRISC 1200 version 2. jeremybennett 5225d 05h /openrisc/trunk/
91 Tidy up of some obsolete configuration code. jeremybennett 5231d 03h /openrisc/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.