OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 562

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4763d 01h /openrisc/trunk/or1ksim/
559 or1ksim - spr-def.sh fix for timer julius 4764d 12h /openrisc/trunk/or1ksim/
556 or1ksim - added performance counters unit and test for it. julius 4768d 18h /openrisc/trunk/or1ksim/
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4770d 03h /openrisc/trunk/or1ksim/
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4796d 23h /openrisc/trunk/or1ksim/
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 4807d 19h /openrisc/trunk/or1ksim/
510 Updates for release 0.5.1rc1. jeremybennett 4828d 03h /openrisc/trunk/or1ksim/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4829d 03h /openrisc/trunk/or1ksim/
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4870d 20h /openrisc/trunk/or1ksim/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4894d 04h /openrisc/trunk/or1ksim/
472 Various changes which improve the quality of the tracing. jeremybennett 4913d 05h /openrisc/trunk/or1ksim/
461 Updated to be much stricter about usage. jeremybennett 4921d 02h /openrisc/trunk/or1ksim/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4921d 04h /openrisc/trunk/or1ksim/
458 or1ksim testsuite updates julius 4922d 08h /openrisc/trunk/or1ksim/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4930d 22h /openrisc/trunk/or1ksim/
451 More tidying up. jeremybennett 4941d 18h /openrisc/trunk/or1ksim/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4941d 22h /openrisc/trunk/or1ksim/
443 Work in progress on more efficient Ethernet. jeremybennett 4947d 02h /openrisc/trunk/or1ksim/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4947d 17h /openrisc/trunk/or1ksim/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4948d 18h /openrisc/trunk/or1ksim/
437 Or1ksim - ethernet peripheral update, working much better. julius 4956d 13h /openrisc/trunk/or1ksim/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4957d 13h /openrisc/trunk/or1ksim/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4960d 19h /openrisc/trunk/or1ksim/
433 New single program interrupt test programs. jeremybennett 4961d 21h /openrisc/trunk/or1ksim/
432 Updates to handle interrupts correctly. jeremybennett 4961d 22h /openrisc/trunk/or1ksim/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4964d 19h /openrisc/trunk/or1ksim/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4964d 22h /openrisc/trunk/or1ksim/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4967d 18h /openrisc/trunk/or1ksim/
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4975d 23h /openrisc/trunk/or1ksim/
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4976d 02h /openrisc/trunk/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.