OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 568

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
566 or1ksim/eth: Fix ethernet file I/O on 64-bit machines stekern 4731d 13h /openrisc/trunk/or1ksim/
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4741d 19h /openrisc/trunk/or1ksim/
559 or1ksim - spr-def.sh fix for timer julius 4743d 07h /openrisc/trunk/or1ksim/
556 or1ksim - added performance counters unit and test for it. julius 4747d 13h /openrisc/trunk/or1ksim/
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4748d 21h /openrisc/trunk/or1ksim/
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4775d 18h /openrisc/trunk/or1ksim/
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 4786d 14h /openrisc/trunk/or1ksim/
510 Updates for release 0.5.1rc1. jeremybennett 4806d 21h /openrisc/trunk/or1ksim/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4807d 21h /openrisc/trunk/or1ksim/
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4849d 14h /openrisc/trunk/or1ksim/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4872d 23h /openrisc/trunk/or1ksim/
472 Various changes which improve the quality of the tracing. jeremybennett 4892d 00h /openrisc/trunk/or1ksim/
461 Updated to be much stricter about usage. jeremybennett 4899d 21h /openrisc/trunk/or1ksim/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4899d 22h /openrisc/trunk/or1ksim/
458 or1ksim testsuite updates julius 4901d 02h /openrisc/trunk/or1ksim/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4909d 17h /openrisc/trunk/or1ksim/
451 More tidying up. jeremybennett 4920d 13h /openrisc/trunk/or1ksim/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4920d 17h /openrisc/trunk/or1ksim/
443 Work in progress on more efficient Ethernet. jeremybennett 4925d 21h /openrisc/trunk/or1ksim/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4926d 11h /openrisc/trunk/or1ksim/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4927d 13h /openrisc/trunk/or1ksim/
437 Or1ksim - ethernet peripheral update, working much better. julius 4935d 07h /openrisc/trunk/or1ksim/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4936d 07h /openrisc/trunk/or1ksim/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4939d 14h /openrisc/trunk/or1ksim/
433 New single program interrupt test programs. jeremybennett 4940d 16h /openrisc/trunk/or1ksim/
432 Updates to handle interrupts correctly. jeremybennett 4940d 17h /openrisc/trunk/or1ksim/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4943d 13h /openrisc/trunk/or1ksim/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4943d 17h /openrisc/trunk/or1ksim/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4946d 13h /openrisc/trunk/or1ksim/
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4954d 18h /openrisc/trunk/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.