OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 783

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
673 Multiple 64-bit fixes (mostly sign and size of constants). Fix bug #1. yannv 4542d 12h /openrisc/trunk/or1ksim/
625 Fixed configuration to work with GCC 4.6, added -Werror to avoid GCC 4.6 warning as a temporary fix. Added pic.cfg to EXTRA_DIST. Made tests build with SILENT_RULES if available. jeremybennett 4665d 14h /openrisc/trunk/or1ksim/
569 Added AM_SILENT_RULES for nicer builds olof 4703d 11h /openrisc/trunk/or1ksim/
566 or1ksim/eth: Fix ethernet file I/O on 64-bit machines stekern 4719d 07h /openrisc/trunk/or1ksim/
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4729d 13h /openrisc/trunk/or1ksim/
559 or1ksim - spr-def.sh fix for timer julius 4731d 01h /openrisc/trunk/or1ksim/
556 or1ksim - added performance counters unit and test for it. julius 4735d 07h /openrisc/trunk/or1ksim/
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4736d 15h /openrisc/trunk/or1ksim/
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4763d 11h /openrisc/trunk/or1ksim/
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 4774d 08h /openrisc/trunk/or1ksim/
510 Updates for release 0.5.1rc1. jeremybennett 4794d 15h /openrisc/trunk/or1ksim/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4795d 15h /openrisc/trunk/or1ksim/
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4837d 08h /openrisc/trunk/or1ksim/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4860d 17h /openrisc/trunk/or1ksim/
472 Various changes which improve the quality of the tracing. jeremybennett 4879d 18h /openrisc/trunk/or1ksim/
461 Updated to be much stricter about usage. jeremybennett 4887d 15h /openrisc/trunk/or1ksim/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4887d 16h /openrisc/trunk/or1ksim/
458 or1ksim testsuite updates julius 4888d 20h /openrisc/trunk/or1ksim/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4897d 11h /openrisc/trunk/or1ksim/
451 More tidying up. jeremybennett 4908d 07h /openrisc/trunk/or1ksim/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4908d 10h /openrisc/trunk/or1ksim/
443 Work in progress on more efficient Ethernet. jeremybennett 4913d 15h /openrisc/trunk/or1ksim/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4914d 05h /openrisc/trunk/or1ksim/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4915d 07h /openrisc/trunk/or1ksim/
437 Or1ksim - ethernet peripheral update, working much better. julius 4923d 01h /openrisc/trunk/or1ksim/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4924d 01h /openrisc/trunk/or1ksim/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4927d 07h /openrisc/trunk/or1ksim/
433 New single program interrupt test programs. jeremybennett 4928d 10h /openrisc/trunk/or1ksim/
432 Updates to handle interrupts correctly. jeremybennett 4928d 11h /openrisc/trunk/or1ksim/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4931d 07h /openrisc/trunk/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.