OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 124

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5158d 02h /openrisc/trunk/or1ksim/
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5158d 06h /openrisc/trunk/or1ksim/
122 Added l.ror and l.rori with associated tests. jeremybennett 5159d 02h /openrisc/trunk/or1ksim/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5159d 03h /openrisc/trunk/or1ksim/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5160d 00h /openrisc/trunk/or1ksim/
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5162d 03h /openrisc/trunk/or1ksim/
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5163d 03h /openrisc/trunk/or1ksim/
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5163d 04h /openrisc/trunk/or1ksim/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5164d 02h /openrisc/trunk/or1ksim/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5165d 04h /openrisc/trunk/or1ksim/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5167d 03h /openrisc/trunk/or1ksim/
106 Removing old tests, pending addition of new ones. jeremybennett 5167d 03h /openrisc/trunk/or1ksim/
104 Candidate release 0.4.0rc4 jeremybennett 5170d 10h /openrisc/trunk/or1ksim/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5179d 04h /openrisc/trunk/or1ksim/
100 Single precision FPU stuff for or1ksim julius 5179d 06h /openrisc/trunk/or1ksim/
99 Bug in test evaluation for library fixed. jeremybennett 5184d 04h /openrisc/trunk/or1ksim/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5185d 06h /openrisc/trunk/or1ksim/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5199d 12h /openrisc/trunk/or1ksim/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5200d 13h /openrisc/trunk/or1ksim/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.		 jeremybennett 5202d 05h /openrisc/trunk/or1ksim/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5206d 03h /openrisc/trunk/or1ksim/
91 Tidy up of some obsolete configuration code. jeremybennett 5213d 02h /openrisc/trunk/or1ksim/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5213d 03h /openrisc/trunk/or1ksim/
89 Tidy up for latest bug fixes. jeremybennett 5213d 10h /openrisc/trunk/or1ksim/
88 Fix to bug 1710. jeremybennett 5213d 10h /openrisc/trunk/or1ksim/
87 Typo fixed. jeremybennett 5213d 10h /openrisc/trunk/or1ksim/
86 Bug 1723 fixed (PS2 keyboard error message clarification). jeremybennett 5213d 10h /openrisc/trunk/or1ksim/
85 Bug 1773 (RSP usage with ELF image preloaded) fixed. jeremybennett 5213d 11h /openrisc/trunk/or1ksim/
84 Remove duplicated directories. jeremybennett 5213d 12h /openrisc/trunk/or1ksim/
83 Fix to use -1 to invalidate cache tags. Suggested by John Alfredo. jeremybennett 5214d 02h /openrisc/trunk/or1ksim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.