OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] - Rev 568

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
568 OPRSoC - adding Xilinx Xtreme DSP Spartan-3A 1800A board port and documentation julius 4712d 19h /openrisc/trunk/orpsocv2/
567 ORPSoC ethmac test and diagnosis software program updates. julius 4712d 23h /openrisc/trunk/orpsocv2/
564 Update docs for new modules sub directory olof 4725d 08h /openrisc/trunk/orpsocv2/
563 Search for external cores in <board>/modules path olof 4725d 09h /openrisc/trunk/orpsocv2/
562 ORPSoC - board modelsim makefile tab/space fixup julius 4732d 17h /openrisc/trunk/orpsocv2/
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.
julius 4733d 07h /openrisc/trunk/orpsocv2/
558 ORPSoC makefile script fragments update. julius 4735d 20h /openrisc/trunk/orpsocv2/
547 ORPSoC dbg_if fix for slow Wishbone slaves julius 4743d 18h /openrisc/trunk/orpsocv2/
546 ORPSoC update: Fix WB B3 bursting termination on error in WB B3 RAM model julius 4744d 11h /openrisc/trunk/orpsocv2/
545 ORPSoC - revert unecessary i2c fix - driver oneliner was all that was needed. julius 4750d 14h /openrisc/trunk/orpsocv2/
544 ORPSoC ordb1a3pe1500 update - adding SD card controller. julius 4750d 20h /openrisc/trunk/orpsocv2/
543 i2c_master_slave bug fix for slave, potentially holding SDA low when master wants to send stop. julius 4750d 21h /openrisc/trunk/orpsocv2/
542 ORPSoC scripts cleanup. Now centralised.

Documentation updated for ml501's SPI programming, noting issues with ISE12.
julius 4756d 10h /openrisc/trunk/orpsocv2/
537 ORPSoC or1200 fix for l.rfe bug, and when multiply is disabled. julius 4767d 08h /openrisc/trunk/orpsocv2/
536 ORPSoC - removing duplicate ethmac toplevel file. julius 4770d 21h /openrisc/trunk/orpsocv2/
535 ORPSoC - adding sw tests for l.rfe julius 4772d 12h /openrisc/trunk/orpsocv2/
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE
julius 4779d 20h /openrisc/trunk/orpsocv2/
528 ORPSoC SPI flash programming link script bug fix julius 4784d 20h /openrisc/trunk/orpsocv2/
506 ORPSoC or1200 interrupt and syscall generation test julius 4805d 15h /openrisc/trunk/orpsocv2/
505 OR1200 overflow detection fixup

SPIflash program update

or1200 driver library timer improvement
julius 4805d 15h /openrisc/trunk/orpsocv2/
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 4822d 11h /openrisc/trunk/orpsocv2/
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4823d 07h /openrisc/trunk/orpsocv2/
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default
julius 4825d 11h /openrisc/trunk/orpsocv2/
501 ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default
julius 4826d 12h /openrisc/trunk/orpsocv2/
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified
julius 4826d 15h /openrisc/trunk/orpsocv2/
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 4827d 08h /openrisc/trunk/orpsocv2/
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 4829d 18h /openrisc/trunk/orpsocv2/
495 ORPSoC adding more accessor functions to Micron SDRAM model. julius 4829d 18h /openrisc/trunk/orpsocv2/
493 ORPSoC VPI JTAG interface, hopefully fix 64-bit machine compile issues. julius 4842d 20h /openrisc/trunk/orpsocv2/
492 ORPSoC VPI interface for modelsim and documentation update julius 4843d 18h /openrisc/trunk/orpsocv2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.