OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] - Rev 682

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
679 Allow setting the boot address as an external
parameter. If no parameter is used, the value
from OR1200_BOOT_ADR will be used

Signed-off-by: Olof Kindgren <olof@opencores.org>
Acked-by: Julius Baxter <juliusbaxter@gmail.com>
olof 4489d 15h /openrisc/trunk/orpsocv2/
677 atlys: add 2-clock synchronizer chain for ddr2_calib_done

The signal ddr2_calib_done signal comes from the ddr2 clock domain,
while wb_req is treating it as if it came from wb_clk domain. As a
result the timing analysis tool assumed a worst case scenario of 5ns
between the two domains and the results were miserable.

While we can argue that this is a multi-cycle path, the fact is that
ddr2_calib_done feeds into multiple logic sinks and can potentially
cause meta-stability issue in the design. The solution is to add a
2-clock meta-stability filter to address both the timing problems and
the meta-stability concern.

Signed-off-by: Jason Zheng <jxzheng@gmail.com>
Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
Acked-by: Olof Kindgren <olof.kindgren@orsoc.se>
stekern 4497d 17h /openrisc/trunk/orpsocv2/
673 Multiple 64-bit fixes (mostly sign and size of constants). Fix bug #1. yannv 4564d 19h /openrisc/trunk/orpsocv2/
672 ORPSoC: Fix Bug 76 - Incorrect unsigned integer less-than compare with COMP3 option enabled

OR1200 RTL fix and software test added.
julius 4568d 11h /openrisc/trunk/orpsocv2/
671 ORPSoC: Fix for Bug 75 - or1200-except and or1200-ticksyscall regression tests failing due to change in memory model julius 4568d 11h /openrisc/trunk/orpsocv2/
662 minor corrections to clean simulation files paknick 4594d 16h /openrisc/trunk/orpsocv2/
661 added makefile for icarus simulation paknick 4594d 16h /openrisc/trunk/orpsocv2/
660 updated makefiles for simulation with altera ordb2a-ep4ce22 paknick 4594d 19h /openrisc/trunk/orpsocv2/
656 orpsoc: cfi_ctrl software driver fix to allow compilation when it's not used julius 4619d 13h /openrisc/trunk/orpsocv2/
655 ORPSoC: add CFI flash controller to ml501, sw driver, tests, app, documentation julius 4619d 13h /openrisc/trunk/orpsocv2/
652 Fix make compile.tcl for actel backend yannv 4627d 20h /openrisc/trunk/orpsocv2/
651 ORPSoC: The ability to use a free/gimped version of Modelsim was restricted to
the reference build's scripts. This patch adds support for it to the
scripts for the board builds as well.

Signed-off-by: Julius Baxter <julius at opencores.org>
acked-by: Stefan Kristiansson <stefan.kristiansson at saunalahti.fi>
julius 4632d 15h /openrisc/trunk/orpsocv2/
650 ORPSoC: documentation update to fix explanation of Xilinx environment setup, add section for Atlys board, various cleanups julius 4633d 12h /openrisc/trunk/orpsocv2/
638 orpsoc: xilinx: use XILINX env variable

instead of rely on custom environment variables,
use the XILINX variable and instruct the user how to
source the scripts that set it.

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4674d 06h /openrisc/trunk/orpsocv2/
634 orpsoc: atlys: autoregenerate coregen cores

Instead of keeping binary .ngc files of the coregen
generated cores, use coregen to generate them from the .xco
and .cgp file
stekern 4679d 06h /openrisc/trunk/orpsocv2/
633 orpsoc: add Digilent Atlys spartan6 board README

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4679d 06h /openrisc/trunk/orpsocv2/
632 orpsoc: add Digilent Atlys spartan6 board sw include file

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4679d 06h /openrisc/trunk/orpsocv2/
631 orpsoc: add Digilent Atlys spartan6 board testbench

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4679d 06h /openrisc/trunk/orpsocv2/
630 orpsoc: add Digilent Atlys spartan6 board backend

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4679d 06h /openrisc/trunk/orpsocv2/
629 orpsoc: add Digilent Atlys spartan6 board or1ksim configuration

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4679d 06h /openrisc/trunk/orpsocv2/
628 orpsoc: add Digilent Atlys spartan6 board Makefiles

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4679d 06h /openrisc/trunk/orpsocv2/
627 orpsoc: add Digilent Atlys spartan6 board rtl

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4679d 06h /openrisc/trunk/orpsocv2/
619 ORPSoC OR1200 fix and regression test for bug 51.

signed-off Julius Baxter
reviewed by Stefan Kristiansson
julius 4700d 12h /openrisc/trunk/orpsocv2/
618 Remove unused parameter Tp olof 4700d 19h /openrisc/trunk/orpsocv2/
570 Fix white space in ethmac headers olof 4715d 15h /openrisc/trunk/orpsocv2/
568 OPRSoC - adding Xilinx Xtreme DSP Spartan-3A 1800A board port and documentation julius 4731d 23h /openrisc/trunk/orpsocv2/
567 ORPSoC ethmac test and diagnosis software program updates. julius 4732d 02h /openrisc/trunk/orpsocv2/
564 Update docs for new modules sub directory olof 4744d 11h /openrisc/trunk/orpsocv2/
563 Search for external cores in <board>/modules path olof 4744d 12h /openrisc/trunk/orpsocv2/
562 ORPSoC - board modelsim makefile tab/space fixup julius 4751d 20h /openrisc/trunk/orpsocv2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.